litex-hub / linux-on-litex-vexriscvLinks
Linux on LiteX-VexRiscv
☆666Updated 2 months ago
Alternatives and similar repositories for linux-on-litex-vexriscv
Users that are interested in linux-on-litex-vexriscv are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆459Updated this week
- SERV - The SErial RISC-V CPU☆1,701Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆676Updated 4 months ago
- VeeR EH1 core☆912Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆748Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆836Updated 5 months ago
- LiteX boards files☆446Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,367Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,144Updated 6 months ago
- A simple RISC-V processor for use in FPGA designs.☆282Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆942Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆875Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆331Updated 11 months ago
- A list of resources related to the open-source FPGA projects☆433Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,686Updated last week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated 3 weeks ago
- Bus bridges and other odds and ends☆609Updated 7 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆597Updated last week
- 32-bit Superscalar RISC-V CPU☆1,133Updated 4 years ago
- RISC-V Cores, SoC platforms and SoCs☆905Updated 4 years ago
- Small footprint and configurable PCIe core☆642Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆524Updated last year
- The OpenPiton Platform☆746Updated 2 months ago
- ☆611Updated this week
- A simple, basic, formally verified UART controller☆316Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,250Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆733Updated 10 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆683Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆454Updated last year
- SystemVerilog to Verilog conversion☆677Updated last week