Linux on LiteX-VexRiscv
☆749Nov 3, 2026Updated this week
Alternatives and similar repositories for linux-on-litex-vexriscv
Users that are interested in linux-on-litex-vexriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Build your hardware, easily!☆4,189Updated this week
- LiteX boards files☆508Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,302Oct 13, 2026Updated 3 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆166Mar 16, 2025Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ultimate ECP5 development board☆123Jul 4, 2019Updated 7 years ago
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- ECP5 breakout board in a feather physical format☆546Nov 6, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Example projects/code for the OrangeCrab☆111May 7, 2024Updated 2 years ago
- FPGA 101 lessons/labs☆435Sep 26, 2026Updated last month
- Small footprint and configurable DRAM core☆571Updated this week
- PCB for ULX3S FPGA R&D board☆469Apr 27, 2025Updated last year
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 10 months ago
- nextpnr portable FPGA place and route tool☆1,787Updated this week
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 5 months ago
- Universal utility for programming FPGA☆1,785Updated this week
- ☆328Jan 23, 2026Updated 9 months ago
- Small footprint and configurable Ethernet core☆310Updated this week
- current focus on Colorlight i5 and i9 & i9plus module☆372Sep 15, 2026Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆477Updated this week
- Scala based HDL☆2,057Oct 30, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- A modern hardware definition language and toolchain based on Python☆2,125Sep 18, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,303Updated this week
- ☆31Dec 15, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- Run 64-bit Linux on LiteX + RocketChip☆215Oct 10, 2025Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆689Jan 8, 2022Updated 4 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated 10 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- Small footprint and configurable SPI core☆48Updated this week
- Yosys Open SYnthesis Suite☆4,867Updated this week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,634Oct 12, 2026Updated 3 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 5 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,754Oct 30, 2026Updated last week