litex-hub / linux-on-litex-vexriscvLinks
Linux on LiteX-VexRiscv
☆672Updated 2 weeks ago
Alternatives and similar repositories for linux-on-litex-vexriscv
Users that are interested in linux-on-litex-vexriscv are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,707Updated last week
- Small footprint and configurable DRAM core☆460Updated 3 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆678Updated 5 months ago
- VeeR EH1 core☆914Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,376Updated this week
- Small footprint and configurable PCIe core☆647Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆877Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆751Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆841Updated 6 months ago
- LiteX boards files☆449Updated last week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,152Updated 6 months ago
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆947Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆692Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,704Updated 2 weeks ago
- A list of resources related to the open-source FPGA projects☆433Updated 3 years ago
- Bus bridges and other odds and ends☆612Updated 8 months ago
- FOSS Flow For FPGA☆415Updated 11 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆737Updated 11 months ago
- The OpenPiton Platform☆749Updated 2 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆457Updated last year
- OpenXuantie - OpenC906 Core☆380Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,281Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆451Updated 7 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆608Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,489Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆686Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,147Updated 4 years ago