Alternatives and similar repositories for linux-on-litex-vexriscv:

Users that are interested in linux-on-litex-vexriscv are comparing it to the libraries listed below

• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆867Updated last year
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆402Updated 3 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,551Updated 3 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆674Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆989Updated 3 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆906Updated 5 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,045Updated 2 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆311Updated 4 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆270Updated 7 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆613Updated last week
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆537Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,512Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆688Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆599Updated 3 weeks ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,304Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆383Updated 3 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆598Updated 3 years ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆489Updated 4 months ago
• riscv-non-isa / riscv-arch-test
  ☆554Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆795Updated this week
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,265Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆482Updated last month
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,729Updated 2 months ago
• litex-hub / litex-boards
  LiteX boards files
  ☆400Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,378Updated 2 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆335Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,014Updated this week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆281Updated this week