Linux on LiteX-VexRiscv
☆689Feb 16, 2026Updated 3 weeks ago
Alternatives and similar repositories for linux-on-litex-vexriscv
Users that are interested in linux-on-litex-vexriscv are comparing it to the libraries listed below
Sorting:
- LiteX boards files☆468Updated this week
- Build your hardware, easily!☆3,747Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated 11 months ago
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- FPGA 101 lessons/labs☆408Jul 14, 2024Updated last year
- PCB for ULX3S FPGA R&D board☆423Apr 27, 2025Updated 10 months ago
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- nextpnr portable FPGA place and route tool☆1,627Updated this week
- Universal utility for programming FPGA☆1,562Updated this week
- Example projects/code for the OrangeCrab☆108May 7, 2024Updated last year
- A 32-bit RISC-V soft processor☆321Jan 26, 2026Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆199Feb 25, 2026Updated last week
- Small footprint and configurable Ethernet core☆277Feb 11, 2026Updated 3 weeks ago
- Scala based HDL☆1,929Updated this week
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,999Updated this week
- ☆309Jan 23, 2026Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆335Jan 6, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,316Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,914Feb 28, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- Tiny tips for Colorlight i5 FPGA board☆65Mar 26, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated 2 months ago
- Basic ECP5 based GigE to SYZYGY interface.☆212Sep 18, 2023Updated 2 years ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago