litex-hub / linux-on-litex-vexriscv
Linux on LiteX-VexRiscv
☆633Updated last month
Alternatives and similar repositories for linux-on-litex-vexriscv:
Users that are interested in linux-on-litex-vexriscv are comparing it to the libraries listed below
- SERV - The SErial RISC-V CPU☆1,574Updated last month
- Small footprint and configurable DRAM core☆410Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,276Updated 2 weeks ago
- LiteX boards files☆404Updated this week
- VeeR EH1 core☆875Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆649Updated 5 months ago
- 32-bit Superscalar RISC-V CPU☆1,005Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆282Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆653Updated this week
- The OpenPiton Platform☆698Updated last month
- SystemVerilog to Verilog conversion☆618Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆315Updated 4 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆427Updated 7 months ago
- A Linux-capable RISC-V multicore for and by the world☆688Updated last week
- FOSS Flow For FPGA☆386Updated 4 months ago
- Documenting the Xilinx 7-series bit-stream format.☆797Updated this week
- Bus bridges and other odds and ends☆551Updated 3 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆530Updated last month
- Small footprint and configurable PCIe core☆541Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,063Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆411Updated this week
- A simple RISC-V processor for use in FPGA designs.☆271Updated 8 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,040Updated this week
- A list of resources related to the open-source FPGA projects☆405Updated 2 years ago
- OpenXuantie - OpenC906 Core☆351Updated 10 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,530Updated this week
- A simple, basic, formally verified UART controller☆300Updated last year
- Various HDL (Verilog) IP Cores☆779Updated 3 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆864Updated 5 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week