litex-hub / linux-on-litex-vexriscvLinks
Linux on LiteX-VexRiscv
☆665Updated last month
Alternatives and similar repositories for linux-on-litex-vexriscv
Users that are interested in linux-on-litex-vexriscv are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆444Updated this week
- SERV - The SErial RISC-V CPU☆1,659Updated this week
- LiteX boards files☆440Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- VeeR EH1 core☆900Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated last week
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- An Open-source FPGA IP Generator☆1,011Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆447Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- Small footprint and configurable PCIe core☆593Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆680Updated last week
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆589Updated this week
- nextpnr portable FPGA place and route tool☆1,532Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆410Updated 3 weeks ago
- OpenXuantie - OpenC906 Core☆371Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,197Updated this week