Alternatives and similar repositories for linux-on-litex-vexriscv:

Users that are interested in linux-on-litex-vexriscv are comparing it to the libraries listed below

• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,502Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆858Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,250Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆396Updated 2 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆646Updated 3 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆666Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,023Updated last month
• litex-hub / litex-boards
  LiteX boards files
  ☆394Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆670Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆375Updated 2 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆308Updated 3 months ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆861Updated 4 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆520Updated 5 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆479Updated 3 months ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆408Updated 2 months ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,487Updated 2 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,400Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆786Updated this week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆269Updated 6 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆600Updated 2 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,688Updated last month
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆978Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆956Updated 3 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆418Updated 6 months ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆398Updated 2 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆668Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆317Updated 9 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆704Updated last week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,281Updated this week