cocotb: Python-based chip (RTL) verification
☆2,430Jul 5, 2026Updated this week
Alternatives and similar repositories for cocotb
Users that are interested in cocotb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The UVM written in Python☆558Updated this week
- UVM 1.2 port to Python☆263Feb 9, 2025Updated last year
- Unit testing for cocotb☆171Apr 18, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,886Jun 22, 2026Updated 2 weeks ago
- AXI interface modules for Cocotb☆340Mar 13, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilator open-source SystemVerilog simulator and lint system☆3,733Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆837May 14, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,431Jul 2, 2026Updated last week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆126Oct 3, 2025Updated 9 months ago
- An abstraction library for interfacing EDA tools☆776Jul 2, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,566Jul 3, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆465Updated this week
- Code generation tool for control and status registers☆461Jul 2, 2026Updated last week
- Icarus Verilog☆3,527Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog compiler and language services☆1,084Updated this week
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆721Dec 14, 2025Updated 6 months ago
- Verilog AXI components for FPGA implementation☆2,089Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,616Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Jul 2, 2026Updated last week
- PCI express simulation framework for Cocotb☆208Sep 8, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆612Jan 3, 2026Updated 6 months ago
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated last month
- Verilog PCI express components☆1,620Apr 26, 2024Updated 2 years ago
- Hardware Description Languages☆1,158Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆147Updated this week
- Verilog Ethernet components for FPGA implementation☆3,020Feb 27, 2025Updated last year
- Build your hardware, easily!☆3,978Updated this week
- VHDL 2008/93/87 simulator☆2,842Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A modern hardware definition language and toolchain based on Python☆2,042May 25, 2026Updated last month
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆452Apr 22, 2026Updated 2 months ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆78Jun 29, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,248Jun 27, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆673Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆263Jun 6, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,860Mar 25, 2026Updated 3 months ago