Wren6991 / Hazard3Links
3-stage RV32IMACZb* processor with debug
β888Updated 3 weeks ago
Alternatives and similar repositories for Hazard3
Users that are interested in Hazard3 are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPUβ1,611Updated last month
- Project Apicula π: bitstream documentation for Gowin FPGAsβ566Updated last week
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,802Updated this week
- Multi-platform nightly builds of open source digital design and verification toolsβ1,103Updated this week
- Linux on LiteX-VexRiscvβ648Updated 2 weeks ago
- Universal utility for programming FPGAβ1,367Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β663Updated last week
- RISC-V Linux SoC, marchID: 0x2bβ914Updated last month
- An attempt to recreate the RP2040 PIO in an FPGAβ301Updated last year
- Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with sβ¦β188Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.β693Updated 5 months ago
- nextpnr portable FPGA place and route toolβ1,468Updated this week
- VRoom! RISC-V CPUβ506Updated 10 months ago
- FOSS Flow For FPGAβ394Updated 6 months ago
- A modern hardware definition language and toolchain based on Pythonβ1,726Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppoβ¦β397Updated last week
- Small footprint and configurable DRAM coreβ426Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.β420Updated 2 months ago
- PCB for ULX3S FPGA R&D boardβ399Updated 2 months ago
- LiteX boards filesβ420Updated 2 weeks ago
- 32-bit RISC-V CPU in ~800 lines of C89β618Updated last month
- ECP5 breakout board in a feather physical formatβ501Updated 8 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfacesβ299Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the worldβ711Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,817Updated last week
- Open source ecosystem for open FPGA boardsβ868Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ669Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,307Updated 3 weeks ago
- A list of resources related to the open-source FPGA projectsβ416Updated 2 years ago
- Raspberry Pico powered Xilinx Virtual Cable - Xilinx JTAG Cable! This is now quite fast, thanks to tom01h! We also support JTAG + serial β¦β431Updated 8 months ago