3-stage RV32IMACZb* processor with debug
☆1,120Aug 29, 2026Updated last month
Alternatives and similar repositories for Hazard3
Users that are interested in Hazard3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆211Jul 29, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- 5-stage RISC-V CPU, originally developed for RISCBoy☆40Jul 1, 2023Updated 3 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,289Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Sep 22, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An attempt to recreate the RP2040 PIO in an FPGA☆321Jun 6, 2024Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆640Updated this week
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,123May 29, 2026Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- Build your hardware, easily!☆4,149Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆61Jul 12, 2026Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆54Dec 14, 2025Updated 9 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,723Nov 18, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Opensource DDR3 Controller☆485Sep 12, 2026Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆2,102Sep 18, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,790Updated this week
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆508Dec 14, 2025Updated 9 months ago
- Universal utility for programming FPGA☆1,751Updated this week
- A tiny C header-only risc-v emulator.☆2,183Dec 21, 2025Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆692Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,754Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated 3 weeks ago
- Bitbanged DVI on the RP2040 Microcontroller☆1,508Aug 1, 2026Updated 2 months ago
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,313Sep 18, 2021Updated 5 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- ☆24Jul 29, 2025Updated last year
- Baochip 1x Silicon☆481Sep 13, 2026Updated 3 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆230Feb 19, 2026Updated 7 months ago