Wren6991 / Hazard3View external linksLinks
3-stage RV32IMACZb* processor with debug
☆1,000Dec 14, 2025Updated last month
Alternatives and similar repositories for Hazard3
Users that are interested in Hazard3 are comparing it to the libraries listed below
Sorting:
- ☆194Jul 29, 2025Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,746Feb 3, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,977Updated this week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆292Dec 14, 2025Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- An attempt to recreate the RP2040 PIO in an FPGA☆309Jun 6, 2024Updated last year
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,060Feb 4, 2026Updated last week
- Build your hardware, easily!☆3,722Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Opensource DDR3 Controller☆416Jan 18, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆759Feb 6, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,392Nov 18, 2025Updated 2 months ago
- Universal utility for programming FPGA☆1,540Feb 3, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Jan 28, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,272Updated this week
- A tiny C header-only risc-v emulator.☆2,066Dec 21, 2025Updated last month
- Bitbanged DVI on the RP2040 Microcontroller☆1,441Aug 8, 2025Updated 6 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆631Updated this week
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- Reusable Verilog 2005 components for FPGA designs☆49Dec 14, 2025Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,351Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- nextpnr portable FPGA place and route tool☆1,604Feb 6, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆158Dec 19, 2025Updated last month
- ☆306Jan 23, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆697Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Apr 21, 2024Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago