Alternatives and similar repositories for Hazard3

Users that are interested in Hazard3 are comparing it to the libraries listed below

• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,641Updated 3 months ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆587Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,159Updated this week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,859Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,420Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆655Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆725Updated 7 months ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆229Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆413Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆675Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,515Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆405Updated 8 months ago
• litex-hub / litex-boards
  LiteX boards files
  ☆429Updated last week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,778Updated 2 weeks ago
• splinedrive / kianRiscV
  RISC-V XV6/Linux SoC, marchID: 0x2b
  ☆957Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,094Updated 3 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆510Updated last year
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆416Updated 6 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆436Updated 2 months ago
• emard / ulx3s
  PCB for ULX3S FPGA R&D board
  ☆404Updated 4 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,876Updated 2 months ago
• orangecrab-fpga / orangecrab-hardware
  ECP5 breakout board in a feather physical format
  ☆505Updated 10 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 2 months ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆426Updated this week
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆303Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆734Updated last month
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆675Updated 3 years ago
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆889Updated this week
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆390Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,341Updated last week