Wren6991 / Hazard3Links
3-stage RV32IMACZb* processor with debug
☆859Updated 3 weeks ago
Alternatives and similar repositories for Hazard3
Users that are interested in Hazard3 are comparing it to the libraries listed below
Sorting:
- SERV - The SErial RISC-V CPU☆1,589Updated 2 weeks ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆554Updated this week
- Universal utility for programming FPGA☆1,344Updated last week
- Linux on LiteX-VexRiscv☆637Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆641Updated 4 months ago
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,774Updated this week
- nextpnr portable FPGA place and route tool☆1,444Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,064Updated this week
- A modern hardware definition language and toolchain based on Python☆1,706Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆657Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,782Updated last week
- ECP5 breakout board in a feather physical format☆498Updated 7 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆381Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆432Updated 8 months ago
- FOSS Flow For FPGA☆389Updated 5 months ago
- Small footprint and configurable DRAM core☆415Updated last week
- Build your hardware, easily!☆3,346Updated this week
- RISC-V Linux SoC, marchID: 0x2b☆886Updated last month
- A small, light weight, RISC CPU soft core☆1,410Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,296Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,063Updated 2 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆298Updated 11 months ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆702Updated last month
- LiteX boards files☆408Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,513Updated 11 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,553Updated this week
- VRoom! RISC-V CPU☆502Updated 9 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆672Updated 3 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,006Updated 6 months ago