Wren6991 / Hazard3
3-stage RV32IMACZb* processor with debug
☆632Updated 3 weeks ago
Related projects: ⓘ
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆466Updated this week
- RISC-V Linux SoC, marchID: 0x2b☆686Updated this week
- Universal utility for programming FPGA☆1,164Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆566Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆787Updated this week
- SERV - The SErial RISC-V CPU☆1,375Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆586Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,545Updated this week
- ECP5 breakout board in a feather physical format☆484Updated 4 months ago
- A modern hardware definition language and toolchain based on Python☆1,526Updated last week
- nextpnr portable FPGA place and route tool☆1,283Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆567Updated 3 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆287Updated 3 months ago
- FOSS Flow For FPGA☆350Updated last month
- Build your hardware, easily!☆2,893Updated this week
- VRoom! RISC-V CPU☆470Updated 2 weeks ago
- Open source ecosystem for open FPGA boards☆790Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆387Updated this week
- PCB for ULX3S FPGA R&D board☆369Updated last year
- LiteX boards files☆369Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆980Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆396Updated 7 months ago
- Small footprint and configurable DRAM core☆371Updated 2 weeks ago
- A list of resources related to the open-source FPGA projects☆376Updated last year
- A Linux-capable RISC-V multicore for and by the world☆597Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆263Updated 5 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,419Updated last week
- Send video/audio over HDMI on an FPGA☆1,074Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,164Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆755Updated this week