Wren6991 / Hazard3Links
3-stage RV32IMACZb* processor with debug
β919Updated last month
Alternatives and similar repositories for Hazard3
Users that are interested in Hazard3 are comparing it to the libraries listed below
Sorting:
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,839Updated this week
- SERV - The SErial RISC-V CPUβ1,632Updated 2 months ago
- Project Apicula π: bitstream documentation for Gowin FPGAsβ582Updated this week
- Multi-platform nightly builds of open source digital design and verification toolsβ1,142Updated last week
- Universal utility for programming FPGAβ1,391Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.β720Updated 7 months ago
- Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with sβ¦β216Updated 3 weeks ago
- RISC-V Linux SoC, marchID: 0x2bβ939Updated last week
- Linux on LiteX-VexRiscvβ654Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppoβ¦β404Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β675Updated this week
- A modern hardware definition language and toolchain based on Pythonβ1,767Updated 3 weeks ago
- nextpnr portable FPGA place and route toolβ1,500Updated this week
- VRoom! RISC-V CPUβ509Updated 11 months ago
- Build your hardware, easily!β3,466Updated last week
- FOSS Flow For FPGAβ403Updated 7 months ago
- LiteX boards filesβ426Updated this week
- An attempt to recreate the RP2040 PIO in an FPGAβ302Updated last year
- Small footprint and configurable DRAM coreβ434Updated last month
- A list of resources related to the open-source FPGA projectsβ424Updated 2 years ago
- RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-β¦β595Updated last year
- 32-bit RISC-V CPU in ~800 lines of C89β617Updated 2 months ago
- ECP5 breakout board in a feather physical formatβ504Updated 9 months ago
- A Linux-capable RISC-V multicore for and by the worldβ722Updated last week
- Open Logic FPGA Standard Libraryβ739Updated this week
- β409Updated 5 months ago
- Working Draft of the RISC-V Debug Specification Standardβ495Updated 3 weeks ago
- A small, light weight, RISC CPU soft coreβ1,454Updated 3 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulatorsβ674Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,098Updated 5 months ago