3-stage RV32IMACZb* processor with debug
☆1,015Mar 14, 2026Updated last week
Alternatives and similar repositories for Hazard3
Users that are interested in Hazard3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆195Jul 29, 2025Updated 7 months ago
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- 5-stage RISC-V CPU, originally developed for RISCBoy☆36Jul 1, 2023Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An attempt to recreate the RP2040 PIO in an FPGA☆315Jun 6, 2024Updated last year
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆294Dec 14, 2025Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,076Mar 3, 2026Updated 3 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆85Jan 28, 2026Updated last month
- Build your hardware, easily!☆3,787Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,442Nov 18, 2025Updated 4 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆506Updated this week
- Opensource DDR3 Controller☆423Jan 18, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week
- Reusable Verilog 2005 components for FPGA designs☆50Dec 14, 2025Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,348Mar 20, 2026Updated last week
- A tiny C header-only risc-v emulator.☆2,074Dec 21, 2025Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆1,957Mar 16, 2026Updated last week
- Universal utility for programming FPGA☆1,576Mar 18, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆648Mar 11, 2026Updated 2 weeks ago
- A Risc-V SoC for Tiny Tapeout☆51Dec 2, 2025Updated 3 months ago
- Bitbanged DVI on the RP2040 Microcontroller☆1,450Aug 8, 2025Updated 7 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,407Jan 5, 2026Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Multi-platform nightly builds of open source digital design and verification tools☆1,399Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- RISC-V linux on the raspberry pi pico 2☆349Jan 7, 2026Updated 2 months ago