Alternatives and similar repositories for Hazard3

Users that are interested in Hazard3 are comparing it to the libraries listed below

• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,604Updated 3 weeks ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆564Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,362Updated last week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,792Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,081Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆642Updated 3 weeks ago
• splinedrive / kianRiscV
  RISC-V Linux SoC, marchID: 0x2b
  ☆898Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,459Updated this week
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆299Updated last year
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆675Updated 5 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆391Updated 5 months ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆672Updated 3 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,808Updated 2 weeks ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆660Updated this week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,714Updated last week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆418Updated last month
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,072Updated 3 weeks ago
• orangecrab-fpga / orangecrab-hardware
  ECP5 breakout board in a feather physical format
  ☆499Updated 7 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,300Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,420Updated 4 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆389Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆709Updated last month
• mnurzia / rv
  32-bit RISC-V CPU in ~800 lines of C89
  ☆618Updated 3 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,570Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆667Updated 3 weeks ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆789Updated last week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆636Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,537Updated 11 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,041Updated 3 years ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆274Updated 4 months ago