3-stage RV32IMACZb* processor with debug
☆1,058Apr 23, 2026Updated last month
Alternatives and similar repositories for Hazard3
Users that are interested in Hazard3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆202Jul 29, 2025Updated 10 months ago
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆38Jul 1, 2023Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆115May 27, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,127Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An attempt to recreate the RP2040 PIO in an FPGA☆317Jun 6, 2024Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated 3 weeks ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆302Dec 14, 2025Updated 5 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,090May 29, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 3 months ago
- Build your hardware, easily!☆3,912Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆189Mar 10, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,188Jun 27, 2024Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,539Nov 18, 2025Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆542Updated this week
- Opensource DDR3 Controller☆446May 21, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆809Updated this week
- Reusable Verilog 2005 components for FPGA designs☆52Dec 14, 2025Updated 5 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆2,022May 25, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,513Updated this week
- A tiny C header-only risc-v emulator.☆2,118Dec 21, 2025Updated 5 months ago
- Universal utility for programming FPGA☆1,643Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆663Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 months ago
- A Risc-V SoC for Tiny Tapeout☆53May 29, 2026Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,510Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆609May 26, 2026Updated 2 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,415Jun 2, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- Bitbanged DVI on the RP2040 Microcontroller☆1,473Aug 8, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,256Sep 18, 2021Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆226Feb 19, 2026Updated 3 months ago
- nextpnr portable FPGA place and route tool☆1,686Updated this week
- Linux capable RISC-V SoC designed to be readable and useful.☆161Dec 19, 2025Updated 5 months ago