Alternatives and similar repositories for Hazard3

Users that are interested in Hazard3 are comparing it to the libraries listed below

• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,655Updated 2 weeks ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,190Updated this week
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆585Updated this week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,874Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,435Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆662Updated 3 weeks ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆729Updated 8 months ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,815Updated last month
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,528Updated this week
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆234Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆678Updated last week
• splinedrive / kianRiscV
  RISC-V XV6/Linux SoC, marchID: 0x2b
  ☆969Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆407Updated 9 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆420Updated this week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆511Updated last year
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,094Updated 2 weeks ago
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆896Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,091Updated this week
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆303Updated last year
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆828Updated 4 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,548Updated this week
• orangecrab-fpga / orangecrab-hardware
  ECP5 breakout board in a feather physical format
  ☆505Updated 11 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆793Updated 2 weeks ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆428Updated 3 weeks ago
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆422Updated 7 months ago
• litex-hub / litex-boards
  LiteX boards files
  ☆436Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆424Updated 2 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,344Updated last month
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆441Updated last week
• mnurzia / rv
  32-bit RISC-V CPU in ~800 lines of C89
  ☆623Updated 4 months ago