3-stage RV32IMACZb* processor with debug
☆1,046Apr 23, 2026Updated 2 weeks ago
Alternatives and similar repositories for Hazard3
Users that are interested in Hazard3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆199Jul 29, 2025Updated 9 months ago
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆38Jul 1, 2023Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆113Apr 22, 2026Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,055Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An attempt to recreate the RP2040 PIO in an FPGA☆316Jun 6, 2024Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆97Apr 10, 2026Updated last month
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆302Dec 14, 2025Updated 4 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,085Mar 3, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,140Feb 11, 2026Updated 3 months ago
- Build your hardware, easily!☆3,879Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆189Mar 10, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,134Jun 27, 2024Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,512Nov 18, 2025Updated 5 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆530Updated this week
- Opensource DDR3 Controller☆430Jan 18, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆800Apr 24, 2026Updated 2 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆51Dec 14, 2025Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆2,007Apr 28, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,433Updated this week
- A tiny C header-only risc-v emulator.☆2,099Dec 21, 2025Updated 4 months ago
- Universal utility for programming FPGA☆1,621Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆659Apr 16, 2026Updated 3 weeks ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 months ago
- A Risc-V SoC for Tiny Tapeout☆53Dec 2, 2025Updated 5 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆597Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,413Apr 28, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,922Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,463Updated this week
- Bitbanged DVI on the RP2040 Microcontroller☆1,466Aug 8, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,226Apr 17, 2026Updated 3 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,241Sep 18, 2021Updated 4 years ago
- nextpnr portable FPGA place and route tool☆1,663Updated this week
- Linux capable RISC-V SoC designed to be readable and useful.☆161Dec 19, 2025Updated 4 months ago