3-stage RV32IMACZb* processor with debug
☆1,131Aug 29, 2026Updated 2 months ago
Alternatives and similar repositories for Hazard3
Users that are interested in Hazard3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆211Jul 29, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,909Aug 25, 2026Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆42Jul 1, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Reusable Verilog 2005 components for FPGA designs☆55Dec 14, 2025Updated 10 months ago
- Build your hardware, easily!☆4,178Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,745Nov 18, 2025Updated 11 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,123May 29, 2026Updated 5 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,394Sep 7, 2026Updated last month
- An attempt to recreate the RP2040 PIO in an FPGA☆322Jun 6, 2024Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆61Oct 20, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Universal utility for programming FPGA☆1,776Updated this week
- Yosys Open SYnthesis Suite☆4,854Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆701Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆2,117Sep 18, 2026Updated last month
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆510Dec 14, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A tiny C header-only risc-v emulator.☆2,189Dec 21, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- nextpnr portable FPGA place and route tool☆1,784Updated this week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,790Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Bitbanged DVI on the RP2040 Microcontroller☆1,516Aug 1, 2026Updated 2 months ago
- Baochip 1x Silicon☆485Sep 13, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆231Feb 19, 2026Updated 8 months ago
- Firmware source and binaries for the RP2040-based Debug Probe accessory☆1,275Oct 2, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month