The-OpenROAD-Project / OpenLaneLinks
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
☆1,546Updated 3 weeks ago
Alternatives and similar repositories for OpenLane
Users that are interested in OpenLane are comparing it to the libraries listed below
Sorting:
- An open-source static random access memory (SRAM) compiler.☆928Updated last month
- Modular hardware build system☆1,058Updated this week
- Magic VLSI Layout Tool☆557Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,128Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆618Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆580Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,600Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,119Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,318Updated last month
- nextpnr portable FPGA place and route tool☆1,483Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆468Updated this week
- An Open-source FPGA IP Generator☆972Updated this week
- SystemVerilog to Verilog conversion☆653Updated last month
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,087Updated this week
- cocotb: Python-based chip (RTL) verification☆2,052Updated this week
- A Linux-capable RISC-V multicore for and by the world☆719Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,101Updated 2 months ago
- An abstraction library for interfacing EDA tools☆705Updated last week
- OpenSTA engine☆490Updated this week
- SERV - The SErial RISC-V CPU☆1,617Updated 2 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆628Updated last week
- VeeR EH1 core☆885Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,601Updated 2 weeks ago
- Common SystemVerilog components☆642Updated last week
- 32-bit Superscalar RISC-V CPU☆1,069Updated 3 years ago
- Open Logic FPGA Standard Library☆724Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- Verilog library for ASIC and FPGA designers☆1,322Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆306Updated 5 months ago
- Yosys Open SYnthesis Suite☆3,967Updated this week