Alternatives and similar repositories for OpenLane

Users that are interested in OpenLane are comparing it to the libraries listed below

• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆952Updated 2 months ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆567Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,632Updated last week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,143Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆998Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,342Updated 2 weeks ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,095Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,088Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,167Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆735Updated last month
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆660Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,121Updated 4 months ago
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆609Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,645Updated 3 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,520Updated this week
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆493Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆668Updated 3 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆714Updated 3 weeks ago
• The-OpenROAD-Project / OpenROAD
  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
  ☆2,169Updated this week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆507Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,171Updated 3 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,339Updated last year
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,973Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆898Updated 2 years ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,639Updated 3 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,098Updated 4 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆607Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,073Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆596Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆658Updated this week