Alternatives and similar repositories for OpenLane

Users that are interested in OpenLane are comparing it to the libraries listed below

• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆939Updated 2 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,069Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,068Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,139Updated this week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆562Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,622Updated 2 weeks ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,144Updated this week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆596Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,111Updated 3 months ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆477Updated last week
• The-OpenROAD-Project / OpenROAD
  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
  ☆2,131Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆986Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,948Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,332Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,637Updated 3 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆661Updated 2 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,500Updated last week
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆652Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,358Updated 3 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,331Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆724Updated 2 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,048Updated this week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆503Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆638Updated last week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆931Updated 9 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,087Updated 3 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,159Updated 3 months ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,004Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆893Updated 2 years ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,619Updated last week