Alternatives and similar repositories for OpenLane

Users that are interested in OpenLane are comparing it to the libraries listed below

• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆911Updated 2 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,110Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆639Updated last month
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆543Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,032Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,300Updated 3 weeks ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,081Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,457Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆922Updated this week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆556Updated this week
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆444Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,009Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,080Updated 3 weeks ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆636Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,600Updated 2 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆696Updated this week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆480Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆883Updated 2 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆709Updated last month
• The-OpenROAD-Project / OpenROAD
  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
  ☆2,014Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆581Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,568Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆625Updated 2 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆789Updated this week
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆402Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆627Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆803Updated 2 weeks ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,881Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆389Updated 5 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆778Updated last month