OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
☆1,960Mar 25, 2026Updated 6 months ago
Alternatives and similar repositories for OpenLane
Users that are interested in OpenLane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,740Jul 21, 2026Updated 2 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,155Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆376Dec 2, 2025Updated 10 months ago
- An open-source static random access memory (SRAM) compiler.☆1,151Oct 2, 2026Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆455Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenSTA engine☆625Sep 28, 2026Updated last week
- Magic VLSI Layout Tool☆716Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆757Updated this week
- Modular hardware build system☆1,227Updated this week
- Yosys Open SYnthesis Suite☆4,790Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆843Updated this week
- An Open-source FPGA IP Generator☆1,159Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆138Feb 22, 2022Updated 4 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆364Oct 22, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- https://caravel-user-project.readthedocs.io☆241Feb 25, 2025Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆499Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆528May 31, 2023Updated 3 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆412Feb 26, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,087Updated this week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆165Jun 1, 2024Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,115Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,275Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆237Oct 26, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,953Sep 23, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- A complete open-source design-for-testing (DFT) Solution☆206Aug 30, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆147Sep 26, 2026Updated last week
- ☆414Apr 13, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,990Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,235Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆116Aug 21, 2024Updated 2 years ago
- Build your hardware, easily!☆4,149Updated this week
- KLayout Main Sources☆1,222Updated this week