OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
☆1,787Mar 25, 2026Updated last month
Alternatives and similar repositories for OpenLane
Users that are interested in OpenLane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,524Oct 28, 2024Updated last year
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,669May 12, 2026Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆348Dec 2, 2025Updated 5 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆420May 10, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,060Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- OpenSTA engine☆582May 13, 2026Updated last week
- Magic VLSI Layout Tool☆652Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆636Updated this week
- Modular hardware build system☆1,158Updated this week
- Yosys Open SYnthesis Suite☆4,443Updated this week
- An Open-source FPGA IP Generator☆1,099Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆332Oct 22, 2025Updated 6 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- https://caravel-user-project.readthedocs.io☆232Feb 25, 2025Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆732May 13, 2026Updated last week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆488May 31, 2023Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆392Feb 26, 2025Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆463Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆858May 12, 2026Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆163Jun 1, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Qflow full end-to-end digital synthesis flow for ASIC designs☆232Oct 26, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226May 13, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- SERV - The SErial RISC-V CPU☆1,795Feb 19, 2026Updated 3 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆134Apr 28, 2026Updated 3 weeks ago
- ☆395Apr 13, 2023Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆189Aug 30, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A High-performance Timing Analysis Tool for VLSI Systems☆696Dec 26, 2025Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,604May 12, 2026Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,162May 12, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 12, 2026Updated last week
- Build your hardware, easily!☆3,884Updated this week
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆107Aug 21, 2024Updated last year
- KLayout Main Sources☆1,097May 9, 2026Updated last week