Alternatives and similar repositories for learn-fpga

Users that are interested in learn-fpga are comparing it to the libraries listed below

• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,512Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,651Updated last week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,866Updated this week
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,377Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,886Updated 2 months ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆727Updated 8 months ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,797Updated 3 weeks ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,413Updated 2 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,167Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,692Updated last year
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,434Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,526Updated this week
• splinedrive / kianRiscV
  RISC-V XV6/Linux SoC, marchID: 0x2b
  ☆964Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,466Updated last month
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,819Updated last month
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,082Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆677Updated last week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,091Updated 10 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,088Updated this week
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆825Updated 5 years ago
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆931Updated last week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆893Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,100Updated 4 years ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,854Updated this week
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,202Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,345Updated 3 weeks ago
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆417Updated 6 months ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,093Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,053Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,100Updated 6 months ago