BrunoLevy / learn-fpgaLinks
Learning FPGA, yosys, nextpnr, and RISC-V
☆2,825Updated 3 months ago
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- Build your hardware, easily!☆3,373Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,803Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,371Updated 3 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,787Updated this week
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- A modern hardware definition language and toolchain based on Python☆1,714Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,537Updated 11 months ago
- RISC-V Linux SoC, marchID: 0x2b☆898Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,081Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆642Updated 5 months ago
- nextpnr portable FPGA place and route tool☆1,457Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,349Updated this week
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,513Updated this week
- A Python toolbox for building complex digital hardware☆1,278Updated last week
- Linux on LiteX-VexRiscv☆642Updated 2 weeks ago
- Universal utility for programming FPGA☆1,357Updated this week
- Hardware Description Languages☆1,038Updated 4 months ago
- Scala based HDL☆1,799Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- RISC-V CPU Core (RV32IM)☆1,481Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆2,953Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,083Updated 3 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,069Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆3,881Updated this week
- VeeR EH1 core☆883Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,300Updated last year
- ☆389Updated 3 months ago
- Open source ecosystem for open FPGA boards☆861Updated this week