BrunoLevy / learn-fpgaLinks
Learning FPGA, yosys, nextpnr, and RISC-V
☆3,299Updated 2 weeks ago
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,923Updated this week
- Build your hardware, easily!☆3,619Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,390Updated last week
- SERV - The SErial RISC-V CPU☆1,701Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,930Updated this week
- A modern hardware definition language and toolchain based on Python☆1,846Updated last month
- Universal utility for programming FPGA☆1,481Updated 3 weeks ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆734Updated 10 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆998Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,800Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,250Updated this week
- nextpnr portable FPGA place and route tool☆1,561Updated this week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,129Updated last year
- 3-stage RV32IMACZb* processor with debug☆963Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,205Updated this week
- A small, light weight, RISC CPU soft core☆1,480Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,444Updated 4 months ago
- Modular hardware build system☆1,108Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,107Updated 2 months ago
- Open source ecosystem for open FPGA boards☆919Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆683Updated this week
- Visual editor for open FPGA boards☆1,841Updated 3 months ago
- Hardware Description Languages☆1,082Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,712Updated this week
- Yosys Open SYnthesis Suite☆4,162Updated this week
- A Python toolbox for building complex digital hardware☆1,314Updated 2 months ago
- Open Logic FPGA Standard Library☆821Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,692Updated this week
- ☆1,794Updated last week
- Send video/audio over HDMI on an FPGA☆1,224Updated last year