BrunoLevy / learn-fpgaLinks
Learning FPGA, yosys, nextpnr, and RISC-V
☆3,360Updated last month
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,958Updated this week
- SERV - The SErial RISC-V CPU☆1,726Updated last week
- Build your hardware, easily!☆3,672Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,979Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,311Updated this week
- A modern hardware definition language and toolchain based on Python☆1,880Updated 3 weeks ago
- Universal utility for programming FPGA☆1,516Updated this week
- nextpnr portable FPGA place and route tool☆1,593Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,466Updated this week
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,013Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,393Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆741Updated 11 months ago
- A small, light weight, RISC CPU soft core☆1,496Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,282Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,878Updated last year
- Yosys Open SYnthesis Suite☆4,234Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,145Updated 2 weeks ago
- Open source ecosystem for open FPGA boards☆943Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,735Updated 3 weeks ago
- 3-stage RV32IMACZb* processor with debug☆982Updated last month
- 32-bit Superscalar RISC-V CPU☆1,169Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,218Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆694Updated last week
- Modular hardware build system☆1,119Updated this week
- RISC-V CPU Core (RV32IM)☆1,612Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,128Updated 3 months ago
- Send video/audio over HDMI on an FPGA☆1,235Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,047Updated 2 weeks ago
- Scala based HDL☆1,903Updated this week
- Linux on LiteX-VexRiscv☆677Updated 2 weeks ago