BrunoLevy / learn-fpga
Learning FPGA, yosys, nextpnr, and RISC-V
☆2,708Updated 2 weeks ago
Alternatives and similar repositories for learn-fpga:
Users that are interested in learn-fpga are comparing it to the libraries listed below
- SERV - The SErial RISC-V CPU☆1,504Updated last week
- Build your hardware, easily!☆3,185Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,349Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,688Updated last month
- nextpnr portable FPGA place and route tool☆1,400Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,694Updated this week
- Universal utility for programming FPGA☆1,281Updated this week
- A modern hardware definition language and toolchain based on Python☆1,644Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆978Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,233Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆630Updated last month
- A small, light weight, RISC CPU soft core☆1,365Updated last month
- Open source ecosystem for open FPGA boards☆825Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,053Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,338Updated 8 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,041Updated last month
- A Python toolbox for building complex digital hardware☆1,257Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆631Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆666Updated 3 years ago
- Yosys Open SYnthesis Suite☆3,684Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆2,760Updated this week
- 3-stage RV32IMACZb* processor with debug☆809Updated this week
- Modular hardware build system☆940Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,401Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,252Updated this week
- Visual editor for open FPGA boards☆1,753Updated last week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆539Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆420Updated 6 months ago
- Linux on LiteX-VexRiscv☆616Updated this week
- 32-bit Superscalar RISC-V CPU☆956Updated 3 years ago