BrunoLevy / learn-fpgaView external linksLinks
Learning FPGA, yosys, nextpnr, and RISC-V
☆3,392Nov 18, 2025Updated 2 months ago
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆747Jan 28, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,722Updated this week
- SERV - The SErial RISC-V CPU☆1,746Feb 3, 2026Updated last week
- Universal utility for programming FPGA☆1,540Feb 3, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,977Updated this week
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,060Feb 4, 2026Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆460Sep 13, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,272Updated this week
- nextpnr portable FPGA place and route tool☆1,604Feb 6, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆697Updated this week
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,351Updated this week
- An Open-source FPGA IP Generator☆1,047Updated this week
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,385Jan 28, 2026Updated 2 weeks ago
- FPGA 101 lessons/labs☆404Jul 14, 2024Updated last year
- Visual editor for open FPGA boards☆1,868Jan 1, 2026Updated last month
- Linux on LiteX-VexRiscv☆685Dec 29, 2025Updated last month
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- Open source ecosystem for open FPGA boards☆949Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆631Feb 7, 2026Updated last week
- ECP5 breakout board in a feather physical format☆522Nov 6, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- Send video/audio over HDMI on an FPGA☆1,250Feb 3, 2024Updated 2 years ago
- PCB for ULX3S FPGA R&D board☆422Apr 27, 2025Updated 9 months ago
- Compact FPGA game console☆165Nov 14, 2023Updated 2 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,129Sep 22, 2025Updated 4 months ago
- A 32-bit RISC-V soft processor☆320Jan 26, 2026Updated 2 weeks ago
- 3-stage RV32IMACZb* processor with debug☆1,000Dec 14, 2025Updated 2 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month