BrunoLevy / learn-fpgaLinks
Learning FPGA, yosys, nextpnr, and RISC-V
☆2,881Updated 5 months ago
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,831Updated this week
- Build your hardware, easily!☆3,456Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,846Updated last month
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,375Updated last month
- A modern hardware definition language and toolchain based on Python☆1,762Updated 2 weeks ago
- Universal utility for programming FPGA☆1,390Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,137Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆717Updated 7 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,629Updated last year
- nextpnr portable FPGA place and route tool☆1,494Updated this week
- A small, light weight, RISC CPU soft core☆1,449Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,391Updated last month
- RISC-V Linux SoC, marchID: 0x2b☆938Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,036Updated this week
- Yosys Open SYnthesis Suite☆3,985Updated last week
- Open source ecosystem for open FPGA boards☆881Updated this week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,062Updated 9 months ago
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆817Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,097Updated 5 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆677Updated 3 years ago
- Modular hardware build system☆1,063Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,089Updated 2 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆671Updated 2 weeks ago
- Visual editor for open FPGA boards☆1,804Updated this week
- A Python toolbox for building complex digital hardware☆1,301Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,588Updated last week
- Hardware Description Languages☆1,055Updated last month
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago