Learning FPGA, yosys, nextpnr, and RISC-V
☆3,747Oct 30, 2026Updated this week
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Sep 10, 2026Updated last month
- Build your hardware, easily!☆4,188Updated this week
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆800Jan 28, 2026Updated 9 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 3 weeks ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,123May 29, 2026Updated 5 months ago
- Universal utility for programming FPGA☆1,782Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆478Sep 13, 2024Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆2,120Sep 18, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,858Updated this week
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Multi-platform nightly builds of open source digital design and verification tools☆1,799Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆755Updated this week
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,888Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,130Aug 29, 2026Updated 2 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆262Aug 21, 2023Updated 3 years ago
- An Open-source FPGA IP Generator☆1,166Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆701Updated this week
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆119Jul 20, 2024Updated 2 years ago
- Open source ecosystem for open FPGA boards☆1,023Updated this week
- Visual editor for open FPGA boards☆1,944Oct 18, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- FPGA 101 lessons/labs☆434Sep 26, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- Linux on LiteX-VexRiscv☆748Oct 8, 2026Updated 3 weeks ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,453Mar 2, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Send video/audio over HDMI on an FPGA☆1,308Jul 13, 2026Updated 3 months ago
- CoreScore☆180Jun 9, 2026Updated 4 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,992Mar 25, 2026Updated 7 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,193Oct 18, 2026Updated 2 weeks ago