BrunoLevy / learn-fpga
Learning FPGA, yosys, nextpnr, and RISC-V
☆2,566Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for learn-fpga
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,296Updated last week
- SERV - The SErial RISC-V CPU☆1,435Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,501Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,115Updated 3 weeks ago
- Build your hardware, easily!☆2,992Updated this week
- A modern hardware definition language and toolchain based on Python☆1,569Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,305Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,132Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,299Updated 3 weeks ago
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,592Updated this week
- RISC-V Linux SoC, marchID: 0x2b☆704Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆2,543Updated this week
- Universal utility for programming FPGA☆1,213Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆841Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆587Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,183Updated 6 months ago
- Scala based HDL☆1,663Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆598Updated this week
- Modular hardware build system☆862Updated this week
- 3-stage RV32IMACZb* processor with debug☆704Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,199Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,736Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,371Updated last month
- A Python toolbox for building complex digital hardware☆1,225Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆658Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆863Updated 3 years ago
- FPGA 101 lessons/labs☆361Updated 3 months ago
- Linux on LiteX-VexRiscv☆585Updated 4 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆398Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,639Updated this week