BrunoLevy / learn-fpgaLinks
Learning FPGA, yosys, nextpnr, and RISC-V
β2,842Updated 4 months ago
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- Build your hardware, easily!β3,396Updated this week
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,802Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,817Updated last week
- SERV - The SErial RISC-V CPUβ1,611Updated last month
- A modern hardware definition language and toolchain based on Pythonβ1,722Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,569Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and piβ¦β1,369Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,362Updated last week
- nextpnr portable FPGA place and route toolβ1,468Updated this week
- Universal utility for programming FPGAβ1,367Updated this week
- Multi-platform nightly builds of open source digital design and verification toolsβ1,093Updated this week
- Open source ecosystem for open FPGA boardsβ868Updated this week
- Verilator open-source SystemVerilog simulator and lint systemβ2,986Updated this week
- Yosys Open SYnthesis Suiteβ3,918Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.β693Updated 5 months ago
- A small, light weight, RISC CPU soft coreβ1,428Updated 5 months ago
- RISC-V Linux SoC, marchID: 0x2bβ914Updated 3 weeks ago
- Scala based HDLβ1,819Updated this week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISAβ1,032Updated 7 months ago
- Visual editor for open FPGA boardsβ1,792Updated last month
- 32-bit Superscalar RISC-V CPUβ1,053Updated 3 years ago
- Send video/audio over HDMI on an FPGAβ1,179Updated last year
- A Python toolbox for building complex digital hardwareβ1,288Updated last month
- Learn how to design digital systems and synthesize them into an FPGA using only opensource toolsβ813Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,089Updated 4 months ago
- Modular hardware build systemβ1,044Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linuxβ2,543Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)β1,078Updated last month
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,307Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β663Updated this week