BrunoLevy / learn-fpga
Learning FPGA, yosys, nextpnr, and RISC-V
☆2,682Updated 9 months ago
Alternatives and similar repositories for learn-fpga:
Users that are interested in learn-fpga are comparing it to the libraries listed below
- Build your hardware, easily!☆3,150Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,345Updated last month
- SERV - The SErial RISC-V CPU☆1,479Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,659Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,669Updated this week
- nextpnr portable FPGA place and route tool☆1,377Updated this week
- A modern hardware definition language and toolchain based on Python☆1,631Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,274Updated 7 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,204Updated this week
- Universal utility for programming FPGA☆1,264Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆952Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆623Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,351Updated last week
- A Python toolbox for building complex digital hardware☆1,249Updated last week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,372Updated this week
- Scala based HDL☆1,719Updated this week
- Yosys Open SYnthesis Suite☆3,638Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆666Updated 3 years ago
- RISC-V Linux SoC, marchID: 0x2b☆769Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,031Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,239Updated this week
- 32-bit Superscalar RISC-V CPU☆936Updated 3 years ago
- Open source ecosystem for open FPGA boards☆818Updated this week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆917Updated 2 months ago
- Hardware Description Languages☆997Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,806Updated this week
- Linux on LiteX-VexRiscv☆610Updated 7 months ago
- Modular hardware build system☆922Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆411Updated 5 months ago
- Bluespec Compiler (BSC)☆974Updated last week