BrunoLevy / learn-fpgaLinks
Learning FPGA, yosys, nextpnr, and RISC-V
β2,995Updated 8 months ago
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- Build your hardware, easily!β3,560Updated last week
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β1,882Updated this week
- SERV - The SErial RISC-V CPUβ1,659Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementationβ2,897Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and piβ¦β1,380Updated 3 weeks ago
- Universal utility for programming FPGAβ1,450Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification toolsβ1,204Updated this week
- A modern hardware definition language and toolchain based on Pythonβ1,822Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPUβ3,732Updated last year
- nextpnr portable FPGA place and route toolβ1,532Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!β2,420Updated 3 months ago
- A small, light weight, RISC CPU soft coreβ1,468Updated 2 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2bβ979Updated 2 weeks ago
- 3-stage RV32IMACZb* processor with debugβ939Updated this week
- Open source ecosystem for open FPGA boardsβ901Updated this week
- Visual editor for open FPGA boardsβ1,830Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint systemβ3,122Updated this week
- Modular hardware build systemβ1,093Updated last week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISAβ1,106Updated 11 months ago
- 32-bit Superscalar RISC-V CPUβ1,106Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processorβ1,111Updated last week
- Yosys Open SYnthesis Suiteβ4,088Updated this week
- Scala based HDLβ1,859Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.β1,646Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β679Updated last week
- Learn how to design digital systems and synthesize them into an FPGA using only opensource toolsβ827Updated 5 years ago
- β426Updated 7 months ago
- A Python toolbox for building complex digital hardwareβ1,308Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configuraβ¦β2,649Updated this week
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,344Updated 2 weeks ago