BrunoLevy / learn-fpga
Learning FPGA, yosys, nextpnr, and RISC-V
☆2,665Updated 8 months ago
Alternatives and similar repositories for learn-fpga:
Users that are interested in learn-fpga are comparing it to the libraries listed below
- SERV - The SErial RISC-V CPU☆1,474Updated last month
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,652Updated this week
- Build your hardware, easily!☆3,132Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,342Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,191Updated last week
- A modern hardware definition language and toolchain based on Python☆1,621Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,637Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆937Updated this week
- Universal utility for programming FPGA☆1,254Updated this week
- nextpnr portable FPGA place and route tool☆1,360Updated this week
- A small, light weight, RISC CPU soft core☆1,345Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,234Updated 7 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆614Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆2,685Updated this week
- Yosys Open SYnthesis Suite☆3,612Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆623Updated this week
- RISC-V Linux SoC, marchID: 0x2b☆756Updated 2 weeks ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,351Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,022Updated last week
- Visual editor for open FPGA boards☆1,744Updated this week
- 3-stage RV32IMACZb* processor with debug☆778Updated last month
- Linux on LiteX-VexRiscv☆605Updated 6 months ago
- ☆1,357Updated this week
- Open source ecosystem for open FPGA boards☆816Updated last week
- A Python toolbox for building complex digital hardware☆1,247Updated 2 weeks ago
- Hardware Description Languages☆984Updated 5 months ago
- 32-bit Superscalar RISC-V CPU☆926Updated 3 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆664Updated 3 years ago
- An Open-source FPGA IP Generator☆865Updated this week
- Scala based HDL☆1,719Updated this week