BrunoLevy / learn-fpgaLinks
Learning FPGA, yosys, nextpnr, and RISC-V
☆2,995Updated 8 months ago
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- Build your hardware, easily!☆3,560Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,882Updated this week
- SERV - The SErial RISC-V CPU☆1,659Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,380Updated 3 weeks ago
- Universal utility for programming FPGA☆1,450Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,204Updated this week
- A modern hardware definition language and toolchain based on Python☆1,822Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,732Updated last year
- nextpnr portable FPGA place and route tool☆1,532Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,420Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆979Updated 2 weeks ago
- 3-stage RV32IMACZb* processor with debug☆939Updated this week
- Open source ecosystem for open FPGA boards☆901Updated this week
- Visual editor for open FPGA boards☆1,830Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,122Updated this week
- Modular hardware build system☆1,093Updated last week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,106Updated 11 months ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,111Updated last week
- Yosys Open SYnthesis Suite☆4,088Updated this week
- Scala based HDL☆1,859Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆679Updated last week
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆827Updated 5 years ago
- ☆426Updated 7 months ago
- A Python toolbox for building complex digital hardware☆1,308Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,649Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated 2 weeks ago