BrunoLevy / learn-fpgaLinks
Learning FPGA, yosys, nextpnr, and RISC-V
☆3,252Updated 8 months ago
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- Build your hardware, easily!☆3,600Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,902Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,908Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,669Updated 3 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,385Updated last month
- Universal utility for programming FPGA☆1,466Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,763Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,223Updated this week
- nextpnr portable FPGA place and route tool☆1,547Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆732Updated 9 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,427Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆1,836Updated 3 weeks ago
- Send video/audio over HDMI on an FPGA☆1,212Updated last year
- Open source ecosystem for open FPGA boards☆913Updated last week
- RISC-V XV6/Linux SoC, marchID: 0x2b☆983Updated last week
- Yosys Open SYnthesis Suite☆4,122Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,681Updated this week
- 3-stage RV32IMACZb* processor with debug☆951Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,475Updated 3 months ago
- A Python toolbox for building complex digital hardware☆1,311Updated last month
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,115Updated 11 months ago
- Visual editor for open FPGA boards☆1,837Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,161Updated this week
- Scala based HDL☆1,871Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,103Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆681Updated 2 weeks ago
- Modular hardware build system☆1,102Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,358Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,121Updated 4 years ago
- Linux on LiteX-VexRiscv☆667Updated 2 months ago