BrunoLevy / learn-fpgaLinks
Learning FPGA, yosys, nextpnr, and RISC-V
☆2,806Updated 3 months ago
Alternatives and similar repositories for learn-fpga
Users that are interested in learn-fpga are comparing it to the libraries listed below
Sorting:
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,774Updated this week
- Build your hardware, easily!☆3,333Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,775Updated last month
- SERV - The SErial RISC-V CPU☆1,589Updated 2 weeks ago
- RISC-V Linux SoC, marchID: 0x2b☆887Updated last month
- A modern hardware definition language and toolchain based on Python☆1,704Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,328Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,364Updated last week
- nextpnr portable FPGA place and route tool☆1,444Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,506Updated 11 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆641Updated 4 months ago
- Universal utility for programming FPGA☆1,344Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,080Updated 2 months ago
- 3-stage RV32IMACZb* processor with debug☆859Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,059Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,487Updated last week
- Chisel: A Modern Hardware Design Language☆4,279Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆2,925Updated this week
- RISC-V CPU Core (RV32IM)☆1,462Updated 3 years ago
- GPGPU microprocessor architecture☆2,082Updated 6 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,003Updated 6 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,547Updated 2 weeks ago
- ☆1,522Updated last week
- Yosys Open SYnthesis Suite☆3,832Updated this week
- A small, light weight, RISC CPU soft core☆1,409Updated 3 months ago
- Linux on LiteX-VexRiscv☆636Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,900Updated 3 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,063Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- A Python toolbox for building complex digital hardware☆1,275Updated 3 weeks ago