Alternatives and similar repositories for projf-explore:

Users that are interested in projf-explore are comparing it to the libraries listed below

• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆420Updated 6 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆989Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,509Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆637Updated last week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,285Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆604Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆376Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆550Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆602Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,253Updated this week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆380Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆620Updated last week
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆275Updated 4 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆670Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆400Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆526Updated last month
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,405Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆401Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆590Updated this week
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆326Updated 2 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆967Updated 3 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆426Updated 3 years ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆541Updated this week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆269Updated 7 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆294Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆760Updated 3 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆326Updated last month
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆372Updated 8 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆791Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆884Updated this week