projf / projf-explore

Related projects ⓘ

Alternatives and complementary repositories for projf-explore

• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆402Updated 2 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆603Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆865Updated this week
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆269Updated 4 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆589Updated 4 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,223Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,446Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆387Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆347Updated this week
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆312Updated 2 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆841Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,206Updated this week
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆399Updated 9 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆361Updated last month
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆308Updated 4 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• open-logic / open-logic
  Open Logic HDL Standard Library
  ☆361Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,317Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆382Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆491Updated 10 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆521Updated this week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆282Updated 9 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆375Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆371Updated 3 years ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆496Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆627Updated this week
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆291Updated 3 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆571Updated 2 weeks ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆266Updated 7 months ago