Alternatives and similar repositories for projf-explore

Users that are interested in projf-explore are comparing it to the libraries listed below

• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆446Updated 11 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,152Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,639Updated 3 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,405Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆993Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆663Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆740Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆654Updated 2 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆676Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 4 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,336Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,506Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆710Updated 2 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆640Updated last week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆425Updated 2 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆517Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆829Updated 4 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆509Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆453Updated 3 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆405Updated 8 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆824Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆654Updated last week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆309Updated last year
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆942Updated 2 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆434Updated 2 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆894Updated 2 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆381Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,091Updated 3 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated last month
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,848Updated this week