Project F brings FPGAs to life with exciting open-source designs you can build on.
☆800Jan 28, 2026Updated 9 months ago
Alternatives and similar repositories for projf-explore
Users that are interested in projf-explore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,744Nov 18, 2025Updated 11 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Sep 10, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,908Aug 25, 2026Updated 2 months ago
- Compact FPGA game console☆169Nov 14, 2023Updated 2 years ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆755Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Build your hardware, easily!☆4,182Updated this week
- Universal utility for programming FPGA☆1,778Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆478Sep 13, 2024Updated 2 years ago
- Send video/audio over HDMI on an FPGA☆1,308Jul 13, 2026Updated 3 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆261Aug 21, 2023Updated 3 years ago
- Tools for FPGA development.☆50Aug 7, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- An Open-source FPGA IP Generator☆1,166Updated this week
- Doom classic port to lightweight RISC‑V☆114Jul 25, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆181Mar 22, 2025Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆2,118Sep 18, 2026Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,792Updated this week
- nextpnr portable FPGA place and route tool☆1,784Updated this week
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆186Jan 16, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,122May 29, 2026Updated 5 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,629Oct 12, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆65Nov 5, 2021Updated 4 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- FPGA display controller with support for VGA, DVI, and HDMI.☆269Jan 28, 2026Updated 9 months ago
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- FPGA Odysseus with ULX3S☆75Nov 1, 2023Updated 2 years ago
- CoreScore☆179Jun 9, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month