Alternatives and similar repositories for projf-explore

Users that are interested in projf-explore are comparing it to the libraries listed below

• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆453Updated last year
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,241Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆683Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,678Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆603Updated 7 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆673Updated 2 weeks ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆817Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,471Updated 2 weeks ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆540Updated 2 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,019Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆665Updated 2 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆528Updated 4 years ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,550Updated last week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆433Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆841Updated 4 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆392Updated 5 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,361Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆666Updated 2 months ago
• zangman / de10-nano
  Absolute beginner's guide to the de10-nano
  ☆249Updated 8 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆673Updated 3 weeks ago
• litex-hub / litex-boards
  LiteX boards files
  ☆445Updated this week
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆330Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆316Updated last year
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆282Updated last year
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆597Updated 3 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆412Updated this week
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆285Updated 5 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆721Updated 3 weeks ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆350Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆466Updated 2 weeks ago