olofk / corescoreLinks
CoreScore
☆159Updated 6 months ago
Alternatives and similar repositories for corescore
Users that are interested in corescore are comparing it to the libraries listed below
Sorting:
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 9 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Board definitions for Amaranth HDL☆117Updated 4 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆139Updated 3 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated this week
- VHDL library 4 FPGAs☆181Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- Small footprint and configurable Ethernet core☆253Updated this week
- Ultimate ECP5 development board☆111Updated 6 years ago
- ☆79Updated last year
- A pipelined RISC-V processor☆57Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month
- Virtual Development Board☆60Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated 2 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago