olofk / corescoreLinks
CoreScore
☆162Updated last month
Alternatives and similar repositories for corescore
Users that are interested in corescore are comparing it to the libraries listed below
Sorting:
- Example LED blinking project for your FPGA dev board of choice☆183Updated this week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 11 months ago
- VHDL library 4 FPGAs☆181Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆177Updated last year
- Board definitions for Amaranth HDL☆118Updated 2 weeks ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Naive Educational RISC V processor☆88Updated last month
- FuseSoC standard core library☆147Updated 3 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆82Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆185Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated 2 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 5 months ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Small footprint and configurable Ethernet core☆257Updated last week
- An Open Source configuration of the Arty platform☆132Updated last year
- A utility for Composing FPGA designs from Peripherals☆184Updated 8 months ago
- ☆79Updated last week
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- USB Serial on the TinyFPGA BX☆138Updated 4 years ago
- A Video display simulator☆173Updated 3 months ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago