Alternatives and similar repositories for corescore

Users that are interested in corescore are comparing it to the libraries listed below

• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆188Updated 2 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆92Updated 2 months ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆182Updated this week
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆160Updated 8 months ago
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆186Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆150Updated last week
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 4 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆248Updated last year
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆121Updated 3 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆73Updated 4 years ago
• openXC7 / toolchain-installer
  Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7
  ☆91Updated 5 months ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆86Updated last week
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆197Updated last month
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆131Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated 8 months ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆271Updated last month
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆136Updated 3 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆109Updated this week
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆81Updated 3 years ago
• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆137Updated 4 years ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆185Updated 11 months ago
• olofk / vidbo
  Virtual Development Board
  ☆64Updated 4 years ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆144Updated 2 years ago
• icebreaker-fpga / icebreaker-verilog-examples
  This repository contains small example designs that can be used with the open source icestorm flow.
  ☆154Updated 4 years ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆115Updated last year
• pieter3d / simview
  ☆88Updated 2 months ago
• ZipCPU / vgasim
  A Video display simulator
  ☆174Updated 6 months ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆112Updated last year