olofk / corescore
CoreScore
☆136Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for corescore
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- Naive Educational RISC V processor☆74Updated last month
- FuseSoC standard core library☆115Updated last month
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- Example LED blinking project for your FPGA dev board of choice☆165Updated 3 months ago
- Board definitions for Amaranth HDL☆108Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆157Updated 8 months ago
- ☆76Updated 8 months ago
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆170Updated last month
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago
- VHDL library 4 FPGAs☆169Updated this week
- Small footprint and configurable Ethernet core☆215Updated last month
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 2 weeks ago
- A pipelined RISC-V processor☆47Updated 11 months ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆66Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- SoftCPU/SoC engine-V☆54Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆83Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆131Updated 3 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆134Updated last year
- Ultimate ECP5 development board☆102Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago