olofk / corescoreLinks
CoreScore
☆155Updated 4 months ago
Alternatives and similar repositories for corescore
Users that are interested in corescore are comparing it to the libraries listed below
Sorting:
- Naive Educational RISC V processor☆83Updated 7 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆169Updated last year
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- FuseSoC standard core library☆138Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- Experimental flows using nextpnr for Xilinx devices☆237Updated 7 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆136Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆76Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 8 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- ☆79Updated last year
- VHDL library 4 FPGAs☆179Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆76Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆179Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- An Open Source configuration of the Arty platform☆130Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆158Updated this week
- A curated list of awesome resources for HDL design and verification☆150Updated this week
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆62Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago