olofk / corescoreLinks
CoreScore
☆169Updated 2 weeks ago
Alternatives and similar repositories for corescore
Users that are interested in corescore are comparing it to the libraries listed below
Sorting:
- Example LED blinking project for your FPGA dev board of choice☆186Updated last month
- FuseSoC standard core library☆149Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- VHDL library 4 FPGAs☆181Updated this week
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- Naive Educational RISC V processor☆91Updated last month
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆157Updated 8 months ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated last month
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Virtual Development Board☆64Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆111Updated last year
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated 7 months ago
- Small footprint and configurable Ethernet core☆271Updated 3 weeks ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated last week
- Ultimate ECP5 development board☆114Updated 6 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- A Video display simulator☆174Updated 6 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- PicoRV☆43Updated 5 years ago