fusesoc / blinky
Example LED blinking project for your FPGA dev board of choice
☆168Updated 2 months ago
Alternatives and similar repositories for blinky:
Users that are interested in blinky are comparing it to the libraries listed below
- CoreScore☆143Updated 2 weeks ago
- FuseSoC standard core library☆125Updated 2 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆294Updated 3 years ago
- VHDL library 4 FPGAs☆169Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆152Updated 10 months ago
- Naive Educational RISC V processor☆78Updated 4 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆225Updated 4 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆161Updated 11 months ago
- A simple, basic, formally verified UART controller☆287Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 10 months ago
- USB Serial on the TinyFPGA BX☆135Updated 3 years ago
- ☆128Updated 2 months ago
- An Open Source configuration of the Arty platform☆124Updated last year
- CORE-V Family of RISC-V Cores☆228Updated this week
- SystemVerilog synthesis tool☆177Updated this week
- A simple RISC-V processor for use in FPGA designs.☆267Updated 5 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- A wishbone controlled scope for FPGA's☆75Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆53Updated last year
- A 32-bit RISC-V soft processor☆309Updated 4 months ago
- A curated list of awesome resources for HDL design and verification☆144Updated this week
- Small footprint and configurable Ethernet core☆222Updated this week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆215Updated 2 years ago
- 10Gb Ethernet Switch☆168Updated 11 months ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆205Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- Small footprint and configurable DRAM core☆390Updated last month
- VHDL synthesis (based on ghdl)☆318Updated last month