fusesoc / blinkyLinks
Example LED blinking project for your FPGA dev board of choice
☆186Updated last month
Alternatives and similar repositories for blinky
Users that are interested in blinky are comparing it to the libraries listed below
Sorting:
- CoreScore☆167Updated 3 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- USB Serial on the TinyFPGA BX☆135Updated 4 years ago
- VHDL library 4 FPGAs☆181Updated last week
- FuseSoC standard core library☆147Updated 5 months ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆111Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆183Updated last year
- A simple, basic, formally verified UART controller☆312Updated last year
- Board definitions for Amaranth HDL☆121Updated 2 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- Naive Educational RISC V processor☆91Updated last month
- Small footprint and configurable Ethernet core☆268Updated this week
- A Video display simulator☆174Updated 5 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago
- LiteX boards files☆444Updated 2 weeks ago
- ☆137Updated 11 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Doom classic port to lightweight RISC‑V☆100Updated 3 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆194Updated 3 weeks ago
- A FPGA core for a simple SDRAM controller.☆123Updated 4 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆84Updated last week
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆257Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago