fusesoc / blinkyLinks
Example LED blinking project for your FPGA dev board of choice
☆183Updated this week
Alternatives and similar repositories for blinky
Users that are interested in blinky are comparing it to the libraries listed below
Sorting:
- CoreScore☆162Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- VHDL library 4 FPGAs☆181Updated this week
- USB Serial on the TinyFPGA BX☆138Updated 4 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- FuseSoC standard core library☆147Updated 3 months ago
- Example designs showing different ways to use F4PGA toolchains.☆277Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆177Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- A Video display simulator☆173Updated 3 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- A simple, basic, formally verified UART controller☆309Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 11 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated this week
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 3 years ago
- LiteX boards files☆427Updated this week
- Small footprint and configurable Ethernet core☆257Updated last week
- Board definitions for Amaranth HDL☆118Updated 2 weeks ago
- Naive Educational RISC V processor☆88Updated last month
- An Open Source configuration of the Arty platform☆132Updated last year
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆82Updated this week
- A 32-bit RISC-V soft processor☆314Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆115Updated 4 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆255Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago