nvdla / doc
Documentation for NVDLA.
☆237Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for doc
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- Virtual Platform for NVDLA☆139Updated 6 years ago
- NVDLA SW☆489Updated 3 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆221Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,745Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆323Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆206Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆221Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 2 weeks ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆302Updated 4 years ago
- SDAccel Examples☆356Updated 2 years ago
- Getting Started with Xilinx ML Suite☆335Updated 3 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆220Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆120Updated 5 years ago
- NVDLA Web Content☆42Updated 3 months ago
- Support for Rocket Chip on Zynq FPGAs☆396Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆379Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆170Updated 10 months ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆173Updated 7 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆326Updated 7 months ago
- Berkeley's Spatial Array Generator☆815Updated this week
- A convolutional neural network implemented in hardware (verilog)☆151Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆398Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆261Updated 4 years ago