nvdla / doc
Documentation for NVDLA.
☆247Updated 8 months ago
Alternatives and similar repositories for doc:
Users that are interested in doc are comparing it to the libraries listed below
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆141Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆225Updated 6 years ago
- Virtual Platform for NVDLA☆143Updated 6 years ago
- NVDLA SW☆496Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,849Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 2 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 5 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆231Updated 2 years ago
- NVDLA Web Content☆44Updated 8 months ago
- Network on Chip Simulator☆264Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆418Updated 3 weeks ago
- Getting Started with Xilinx ML Suite☆337Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆178Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- SDAccel Examples☆357Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆414Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆407Updated 6 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆255Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆148Updated 5 years ago
- ☆351Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆212Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆332Updated last year