Documentation for NVDLA.
☆271Mar 26, 2026Updated 5 months ago
Alternatives and similar repositories for doc
Users that are interested in doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL, Cmodel, and testbench for NVDLA☆2,157Mar 2, 2022Updated 4 years ago
- NVDLA SW☆522Jan 28, 2021Updated 5 years ago
- Virtual Platform for NVDLA☆169Aug 23, 2018Updated 8 years ago
- NVDLA Web Content☆46Mar 26, 2026Updated 5 months ago
- Open Neural Network Compiler☆531Aug 22, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆233Dec 18, 2018Updated 7 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆146Nov 16, 2017Updated 8 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 4 years ago
- umbrella project helps you to build up onnc from scratch☆24Mar 14, 2022Updated 4 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆239Dec 22, 2025Updated 8 months ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,122Mar 30, 2026Updated 5 months ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 8 years ago
- OSDT2019相关资料☆16Nov 17, 2019Updated 6 years ago
- armchina NPU parser☆43May 6, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A list of ICs and IPs for AI, Machine Learning and Deep Learning.☆1,715Jul 16, 2026Updated 2 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆13Jul 5, 2026Updated 2 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,853Mar 24, 2021Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆15Nov 16, 2017Updated 8 years ago
- sgbm ros with cuda☆12Jun 23, 2018Updated 8 years ago
- Rocket Chip Generator☆3,869Updated this week
- GPGPU microprocessor architecture☆2,223Nov 8, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,390Updated this week
- ☆15Jul 16, 2026Updated 2 months ago
- CNN accelerator☆30Jun 11, 2017Updated 9 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 9 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,413Aug 18, 2025Updated last year
- Baidu 100G Chasiss Switch hardware spec☆12Sep 20, 2017Updated 8 years ago
- ☆12Jun 11, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆212Jun 25, 2020Updated 6 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- A NVDLA Loadable Parser.☆13Mar 2, 2022Updated 4 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆16Nov 16, 2022Updated 3 years ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago