nvdla / docLinks
Documentation for NVDLA.
☆248Updated 10 months ago
Alternatives and similar repositories for doc
Users that are interested in doc are comparing it to the libraries listed below
Sorting:
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- NVDLA SW☆497Updated 4 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- Virtual Platform for NVDLA☆145Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,882Updated 3 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 4 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- SDAccel Examples☆357Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆421Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- NVDLA Web Content☆44Updated 10 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- ☆351Updated 2 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- ☆246Updated 4 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆258Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- Network on Chip Simulator☆271Updated last year