A list of ICs and IPs for AI, Machine Learning and Deep Learning.
☆1,700Jun 5, 2024Updated last year
Alternatives and similar repositories for AI-Chip
Users that are interested in AI-Chip are comparing it to the libraries listed below
Sorting:
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,056Nov 8, 2025Updated 3 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,025Mar 2, 2022Updated 3 years ago
- ☆657Jan 13, 2021Updated 5 years ago
- Open Machine Learning Compiler Framework☆13,142Updated this week
- ☆377May 11, 2023Updated 2 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Aug 24, 2020Updated 5 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- Compiler for Neural Network hardware accelerators☆3,326May 11, 2024Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- CSV spreadsheets and other material for AI accelerator survey papers☆189Nov 24, 2025Updated 3 months ago
- Open Neural Network Compiler☆528Aug 22, 2023Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- NVDLA SW☆513Jan 28, 2021Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Jan 16, 2022Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- Berkeley's Spatial Array Generator☆1,225Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- Quantized Neural Network PACKage - mobile-optimized implementation of quantized neural network operators☆1,546Aug 28, 2019Updated 6 years ago
- Low-precision matrix multiplication☆1,831Jan 29, 2024Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆185Jan 17, 2024Updated 2 years ago
- Dive into Deep Learning Compiler☆646Jun 19, 2022Updated 3 years ago
- Benchmarking Deep Learning operations on different hardware☆1,102Apr 25, 2021Updated 4 years ago
- Winograd minimal convolution algorithm generator for convolutional neural networks.☆627Feb 9, 2026Updated 2 weeks ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆768May 26, 2017Updated 8 years ago
- Reference implementations of MLPerf® training benchmarks☆1,741Feb 20, 2026Updated last week
- The Compute Library is a set of computer vision and machine learning functions optimised for both Arm CPUs and GPUs using SIMD technologi…☆3,120Updated this week
- A list of awesome compiler projects and papers for tensor computation and deep learning.☆2,733Oct 19, 2024Updated last year
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Nov 16, 2017Updated 8 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Nov 16, 2020Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆456Feb 19, 2026Updated last week
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,577Feb 15, 2025Updated last year
- collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning☆567Feb 3, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 20, 2026Updated last week
- a language for fast, portable data-parallel computation☆6,577Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- A flexible and efficient deep neural network (DNN) compiler that generates high-performance executable from a DNN model description.☆1,006Sep 19, 2024Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156May 26, 2025Updated 9 months ago