nvdla / swLinks
NVDLA SW
☆497Updated 4 years ago
Alternatives and similar repositories for sw
Users that are interested in sw are comparing it to the libraries listed below
Sorting:
- Documentation for NVDLA.☆248Updated 10 months ago
- Virtual Platform for NVDLA☆145Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- RTL, Cmodel, and testbench for NVDLA☆1,882Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- Open, Modular, Deep Learning Accelerator☆286Updated last year
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- Berkeley's Spatial Array Generator☆957Updated last month
- ☆351Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆390Updated 2 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆217Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆222Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 3 months ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆158Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆405Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- ☆626Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.