nvdla / sw
NVDLA SW
☆493Updated 4 years ago
Alternatives and similar repositories for sw:
Users that are interested in sw are comparing it to the libraries listed below
- Documentation for NVDLA.☆246Updated 7 months ago
- Virtual Platform for NVDLA☆141Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆334Updated 11 months ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆140Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,835Updated 3 years ago
- Berkeley's Spatial Array Generator☆894Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated last month
- ☆348Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆371Updated last week
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆304Updated 4 years ago
- Open, Modular, Deep Learning Accelerator☆284Updated 11 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆220Updated 4 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆417Updated 7 years ago
- Getting Started with Xilinx ML Suite☆337Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆214Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆211Updated 11 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆412Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆414Updated 5 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆352Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆357Updated 7 months ago
- Repository to host and maintain scale-sim-v2 code☆276Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆265Updated 5 years ago