nvdla / swLinks
NVDLA SW
☆497Updated 4 years ago
Alternatives and similar repositories for sw
Users that are interested in sw are comparing it to the libraries listed below
Sorting:
- Documentation for NVDLA.☆248Updated 10 months ago
- Virtual Platform for NVDLA☆146Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,899Updated 3 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- Berkeley's Spatial Array Generator☆972Updated 2 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- ☆352Updated 2 years ago
- Open, Modular, Deep Learning Accelerator☆292Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆211Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 4 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆306Updated 4 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆476Updated 6 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆395Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆435Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆217Updated last year
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆259Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆422Updated 5 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆664Updated 7 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆158Updated 4 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆376Updated 2 weeks ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago