nvdla / swLinks
NVDLA SW
☆503Updated 4 years ago
Alternatives and similar repositories for sw
Users that are interested in sw are comparing it to the libraries listed below
Sorting:
- Documentation for NVDLA.☆251Updated last month
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆163Updated 3 years ago
- Virtual Platform for NVDLA☆150Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,915Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆340Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- Open, Modular, Deep Learning Accelerator☆303Updated last year
- ☆360Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆231Updated 6 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- Berkeley's Spatial Array Generator☆1,023Updated 4 months ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆159Updated 4 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆415Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Open Neural Network Compiler☆527Updated 2 years ago
- SDAccel Examples☆358Updated 3 years ago
- ☆638Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆428Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆492Updated 6 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆647Updated last year
- CSV spreadsheets and other material for AI accelerator survey papers☆176Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- ☆343Updated last week