nvdla / swLinks
NVDLA SW
☆506Updated 4 years ago
Alternatives and similar repositories for sw
Users that are interested in sw are comparing it to the libraries listed below
Sorting:
- Documentation for NVDLA.☆255Updated 2 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- Virtual Platform for NVDLA☆153Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆145Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆341Updated last year
- Open, Modular, Deep Learning Accelerator☆310Updated last year
- RTL, Cmodel, and testbench for NVDLA☆1,941Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- ☆365Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆233Updated 8 months ago
- Berkeley's Spatial Array Generator☆1,061Updated last month
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆312Updated 4 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆227Updated 5 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆160Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆430Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆420Updated last week
- SDAccel Examples☆359Updated 3 years ago
- ☆643Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- Run Time for AIE and FPGA based platforms☆629Updated this week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆509Updated 6 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆265Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- CSV spreadsheets and other material for AI accelerator survey papers☆179Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆232Updated last year