nvdla / vp
Virtual Platform for NVDLA
☆141Updated 6 years ago
Alternatives and similar repositories for vp:
Users that are interested in vp are comparing it to the libraries listed below
- Documentation for NVDLA.☆243Updated 6 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 3 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆241Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆149Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆227Updated last week
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆178Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆232Updated 3 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆132Updated 4 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆228Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆124Updated this week
- RISC-V SystemC-TLM simulator☆295Updated last month
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- Comment on the rocket-chip source code☆170Updated 6 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆338Updated 6 months ago
- Modeling Architectural Platform☆176Updated 2 weeks ago
- NVDLA SW☆489Updated 4 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- RiVEC Bencmark Suite☆109Updated 2 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆149Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆102Updated this week
- RISC-V Virtual Prototype☆154Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆220Updated 2 months ago
- Fast and accurate DRAM power and energy estimation tool☆147Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆243Updated this week
- Common RTL blocks used in SiFive's projects☆181Updated 2 years ago