nvdla / vpLinks
Virtual Platform for NVDLA
☆145Updated 6 years ago
Alternatives and similar repositories for vp
Users that are interested in vp are comparing it to the libraries listed below
Sorting:
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Documentation for NVDLA.☆248Updated 10 months ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 4 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- RISC-V SystemC-TLM simulator☆309Updated 5 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆273Updated 3 weeks ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- NVDLA SW☆497Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆104Updated last week
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆155Updated last week
- ☆66Updated 3 years ago
- ☆173Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆192Updated 4 years ago