nvdla / vpLinks
Virtual Platform for NVDLA
☆161Updated 7 years ago
Alternatives and similar repositories for vp
Users that are interested in vp are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Updated 3 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- RiVEC Bencmark Suite☆127Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Updated last month
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 6 years ago
- Documentation for NVDLA.☆260Updated 6 months ago
- SystemC/TLM-2.0 Co-simulation framework☆264Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆334Updated 2 weeks ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆146Updated last year
- ☆210Updated 3 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆161Updated 11 months ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- Modeling Architectural Platform☆219Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆159Updated 8 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)