Virtual Platform for NVDLA
☆160Aug 23, 2018Updated 7 years ago
Alternatives and similar repositories for vp
Users that are interested in vp are comparing it to the libraries listed below
Sorting:
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Aug 23, 2018Updated 7 years ago
- Documentation for NVDLA.☆259Feb 7, 2026Updated 3 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆2,025Mar 2, 2022Updated 4 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 11 months ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 7 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Qbox☆83Feb 24, 2026Updated last week
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆232Dec 18, 2018Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- A modeling library with virtual components for SystemC and TLM simulators☆180Feb 25, 2026Updated last week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆131Updated this week
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆13Apr 30, 2021Updated 4 years ago
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 4 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 3 weeks ago
- SystemC Reference Implementation☆646Dec 2, 2025Updated 3 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Jan 16, 2022Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆270May 21, 2025Updated 9 months ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 9 months ago
- SystemC Common Practices (SCP)☆35Dec 1, 2025Updated 3 months ago
- RISC-V Virtual Prototype☆187Dec 13, 2024Updated last year
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 2 weeks ago
- ☆49Nov 18, 2019Updated 6 years ago
- This repo hold information on the open-standard OVP APIs☆17Dec 11, 2025Updated 2 months ago
- Open Neural Network Compiler☆528Aug 22, 2023Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆342Feb 16, 2026Updated 2 weeks ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated last year
- PCI Express controller model☆73Oct 5, 2022Updated 3 years ago