nvdla / vpLinks
Virtual Platform for NVDLA
☆153Updated 7 years ago
Alternatives and similar repositories for vp
Users that are interested in vp are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- Documentation for NVDLA.☆255Updated 2 months ago
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆233Updated 8 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆145Updated 7 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆37Updated 6 years ago
- RISC-V SystemC-TLM simulator☆325Updated 9 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆155Updated 4 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- RISC-V Virtual Prototype☆177Updated 9 months ago
- ☆183Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆168Updated this week
- Modeling Architectural Platform☆206Updated this week
- Network on Chip Simulator☆287Updated 2 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Brief SystemC getting started tutorial☆93Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago