nvdla / vp
Virtual Platform for NVDLA
☆141Updated 6 years ago
Alternatives and similar repositories for vp:
Users that are interested in vp are comparing it to the libraries listed below
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆140Updated 7 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated last month
- Documentation for NVDLA.☆246Updated 7 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆250Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆238Updated 4 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆180Updated 4 years ago
- ☆85Updated 2 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆141Updated 9 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 9 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆103Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆133Updated 5 months ago
- Comment on the rocket-chip source code☆174Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆214Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 6 months ago
- NVDLA SW☆493Updated 4 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆357Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Network on Chip Simulator☆260Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆412Updated this week
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago