nvdla / vpLinks
Virtual Platform for NVDLA
☆149Updated 6 years ago
Alternatives and similar repositories for vp
Users that are interested in vp are comparing it to the libraries listed below
Sorting:
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆276Updated 3 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆230Updated 6 months ago
- Documentation for NVDLA.☆250Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- RiVEC Bencmark Suite☆118Updated 8 months ago
- ☆178Updated last month
- OpenSoC Fabric - A Network-On-Chip Generator☆171Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 5 years ago
- SystemC/TLM-2.0 Co-simulation framework☆252Updated 2 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆294Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 10 months ago
- RISC-V SystemC-TLM simulator☆314Updated 7 months ago
- RISC-V Virtual Prototype☆172Updated 7 months ago
- QEMU libsystemctlm-soc co-simulation demos.☆150Updated 2 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆32Updated last year
- Modeling Architectural Platform☆196Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆183Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆274Updated 4 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆162Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆71Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year