☆119Dec 20, 2017Updated 8 years ago
Alternatives and similar repositories for fpga_caffe
Users that are interested in fpga_caffe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Sep 3, 2016Updated 9 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- ☆35Dec 2, 2016Updated 9 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆769May 26, 2017Updated 8 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆312Nov 16, 2020Updated 5 years ago
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,370Feb 14, 2022Updated 4 years ago
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆337Jul 9, 2019Updated 6 years ago
- collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning☆568Feb 3, 2024Updated 2 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- ☆142Oct 24, 2018Updated 7 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Jul 20, 2019Updated 6 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Jan 4, 2022Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆622Jan 3, 2020Updated 6 years ago
- ☆29Jun 10, 2019Updated 6 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Ristretto: Quantization and compression of large AI models. Author: Philipp Gysel.☆288Jan 24, 2026Updated 2 months ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆377Jan 20, 2025Updated last year
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Jul 24, 2017Updated 8 years ago
- ☆39May 12, 2017Updated 8 years ago
- OpenCL Demos for Xilinx FPGAs☆31Dec 7, 2015Updated 10 years ago
- Greentea LibDNN - a universal convolution implementation supporting CUDA and OpenCL☆137Apr 20, 2017Updated 8 years ago
- ☆110Jul 19, 2019Updated 6 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 5 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625May 15, 2018Updated 7 years ago
- Quantization (QAT) Demo on CIFAR10☆17Jan 29, 2024Updated 2 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆227Apr 22, 2019Updated 6 years ago
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Code for replicating results in 'On Weight Initializations in Deep Neural Networks'☆10Apr 28, 2017Updated 8 years ago