Verilog Generator of Neural Net Digit Detector for FPGA
☆312Sep 7, 2022Updated 3 years ago
Alternatives and similar repositories for Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA
Users that are interested in Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA are comparing it to the libraries listed below
Sorting:
- Generator of verilog description for FPGA MobileNet implementation☆184Jun 23, 2022Updated 3 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆585Jun 18, 2018Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆475Feb 27, 2018Updated 8 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Apr 3, 2020Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆253Dec 29, 2018Updated 7 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- Implementation of CNN using Verilog☆243Oct 13, 2017Updated 8 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆622Jan 3, 2020Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆106Dec 14, 2023Updated 2 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆164Dec 13, 2020Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆284Dec 5, 2019Updated 6 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Mar 21, 2018Updated 8 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Verilog modules required to get the OV7670 camera working☆78Jul 26, 2018Updated 7 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆901Jul 29, 2024Updated last year
- FPGA implementation of Cellular Neural Network (CNN)☆142Mar 30, 2018Updated 7 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆367May 2, 2023Updated 2 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18May 4, 2023Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625May 15, 2018Updated 7 years ago
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆195Mar 20, 2024Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Feb 10, 2026Updated last month
- Hardware accelerator for convolutional neural networks☆67Aug 9, 2022Updated 3 years ago
- FPGA Accelerator for CNN using Vivado HLS☆338Oct 25, 2021Updated 4 years ago
- ☆65May 6, 2020Updated 5 years ago
- ☆56Jan 29, 2024Updated 2 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆549Jan 5, 2019Updated 7 years ago
- System Verilog code describing a fully combinational binarized neural network.☆34Jul 6, 2018Updated 7 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆770May 26, 2017Updated 8 years ago
- An open source library for image processing on FPGA.☆627Jun 16, 2015Updated 10 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago