ZFTurbo / Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGALinks
Verilog Generator of Neural Net Digit Detector for FPGA
☆314Updated 3 years ago
Alternatives and similar repositories for Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA
Users that are interested in Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA are comparing it to the libraries listed below
Sorting:
- Generator of verilog description for FPGA MobileNet implementation☆178Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.