ZFTurbo / Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGALinks
Verilog Generator of Neural Net Digit Detector for FPGA
☆311Updated 2 years ago
Alternatives and similar repositories for Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA
Users that are interested in Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA are comparing it to the libraries listed below
Sorting:
- Generator of verilog description for FPGA MobileNet implementation☆172Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆276Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- PYNQ, Neural network Language model, Overlay☆108Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- ☆248Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆756Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆318Updated 3 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆261Updated 2 years ago
- Implementation of CNN using Verilog☆222Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆490Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆429Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆455Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- ☆90Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- DPU on PYNQ☆225Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago