ZFTurbo / Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGALinks
Verilog Generator of Neural Net Digit Detector for FPGA
☆311Updated 2 years ago
Alternatives and similar repositories for Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA
Users that are interested in Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA are comparing it to the libraries listed below
Sorting:
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- Generator of verilog description for FPGA MobileNet implementation☆174Updated 3 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆143Updated 7 years ago
- ☆248Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆329Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆497Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆428Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆262Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- ☆90Updated 5 years ago
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆758Updated 8 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆457Updated 7 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- DPU on PYNQ☆226Updated 2 weeks ago