ZFTurbo / Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGALinks
Verilog Generator of Neural Net Digit Detector for FPGA
☆312Updated 3 years ago
Alternatives and similar repositories for Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA
Users that are interested in Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA are comparing it to the libraries listed below
Sorting:
- Generator of verilog description for FPGA MobileNet implementation☆177Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆161Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- ☆249Updated 4 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆99Updated last year
- Computer Vision Overlays on Pynq☆187Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆508Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆759Updated 8 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆619Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆265Updated 2 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 6 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- ☆90Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- DPU on PYNQ☆228Updated last month
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆462Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago