brianhill11 / FPGA-CNN
This repo is for ECE44x (Fall2015-Spring2016)
☆19Updated 7 years ago
Alternatives and similar repositories for FPGA-CNN:
Users that are interested in FPGA-CNN are comparing it to the libraries listed below
- verilog CNN generator for FPGA☆34Updated 4 years ago
- CNN accelerator☆28Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆14Updated 9 years ago
- ☆45Updated 4 years ago
- ☆65Updated 2 years ago
- Caffe to VHDL☆67Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆57Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 weeks ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆83Updated 4 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- ☆63Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- ☆26Updated 5 years ago
- ☆29Updated 7 years ago
- MAESTRO binary release☆22Updated 5 years ago