brianhill11 / FPGA-CNN
This repo is for ECE44x (Fall2015-Spring2016)
☆19Updated 7 years ago
Alternatives and similar repositories for FPGA-CNN:
Users that are interested in FPGA-CNN are comparing it to the libraries listed below
- verilog CNN generator for FPGA☆34Updated 4 years ago
- CNN accelerator☆28Updated 7 years ago
- ☆14Updated 9 years ago
- ☆65Updated 2 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆83Updated 4 years ago
- Caffe to VHDL☆67Updated 4 years ago
- ☆45Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- ☆53Updated 4 years ago
- Huffman encoder☆10Updated 11 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- ☆29Updated 7 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- ☆57Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago