Caiyujie007 / OpenVPULinks
This is an open CNN accelerator for everyone to use
☆14Updated 5 years ago
Alternatives and similar repositories for OpenVPU
Users that are interested in OpenVPU are comparing it to the libraries listed below
Sorting:
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆33Updated 6 years ago
- ☆46Updated 7 years ago
- ☆71Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- This is Max's blog, something interesting in it.☆13Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆28Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆33Updated 6 years ago
- ☆23Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- ☆65Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆44Updated 5 years ago