This is an open CNN accelerator for everyone to use
☆14Jul 15, 2019Updated 7 years ago
Alternatives and similar repositories for OpenVPU
Users that are interested in OpenVPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Accelerate convolution neural network for face recognition using GPU☆17Nov 24, 2020Updated 5 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆32Jul 18, 2019Updated 7 years ago
- ☆30Mar 13, 2025Updated last year
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆212Jan 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Apr 15, 2024Updated 2 years ago
- Implementation of the Winograd algorithm.☆24Nov 6, 2018Updated 7 years ago
- ☆32Apr 21, 2019Updated 7 years ago
- ☆11Sep 17, 2020Updated 6 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- ☆26Oct 8, 2019Updated 7 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆107Dec 14, 2023Updated 2 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- Decision tree interpreter for randomForest/ranger as described in☆12Sep 18, 2025Updated last year
- Make Smart Things with TensorFlow☆13Nov 30, 2019Updated 6 years ago
- Pytorch implementation of Bit-Flip based adversarial weight Attack (BFA)☆35Jul 3, 2021Updated 5 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 8 years ago
- Dell-XPS-9380 黑苹果 OpenCore☆21Dec 26, 2021Updated 4 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆489Feb 27, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC☆16Apr 22, 2019Updated 7 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆38Jul 22, 2020Updated 6 years ago
- Turn a doc into plaintext which you can listen to using TTS☆21Feb 21, 2023Updated 3 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 7 years ago
- ☆79Jul 27, 2022Updated 4 years ago
- PPT for Fine tuning☆11Apr 22, 2018Updated 8 years ago
- Lecture Material on Deep Learning Inference using FPGA☆13Jun 9, 2020Updated 6 years ago
- run petalinux using docker tool☆29Feb 26, 2020Updated 6 years ago
- ☆39May 12, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91May 25, 2019Updated 7 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- IDeRS: Iterative Dehazing Method for Single Remote Sensing Image☆10Apr 17, 2020Updated 6 years ago
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- ☆16Jan 17, 2023Updated 3 years ago
- ☆20Dec 3, 2019Updated 6 years ago