This is an open CNN accelerator for everyone to use
☆14Jul 15, 2019Updated 6 years ago
Alternatives and similar repositories for OpenVPU
Users that are interested in OpenVPU are comparing it to the libraries listed below
Sorting:
- Accelerate convolution neural network for face recognition using GPU☆13Nov 24, 2020Updated 5 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆197Jan 10, 2024Updated 2 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Dec 14, 2023Updated 2 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆30Jul 18, 2019Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Jan 28, 2017Updated 9 years ago
- ☆22Updated this week
- Pytorch implementation of Bit-Flip based adversarial weight Attack (BFA)☆33Jul 3, 2021Updated 4 years ago
- 自动识别文本中的关键词并加粗处理。☆10Oct 30, 2024Updated last year
- ☆32Apr 21, 2019Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆76Jul 27, 2022Updated 3 years ago
- ☆11Sep 17, 2020Updated 5 years ago
- PPT for Fine tuning☆11Apr 22, 2018Updated 7 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- IDeRS: Iterative Dehazing Method for Single Remote Sensing Image☆10Apr 17, 2020Updated 5 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆475Feb 27, 2018Updated 8 years ago
- using xilinx xc6slx45 to implement mnist net☆83Jul 5, 2018Updated 7 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Jul 22, 2020Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 6 years ago
- ☆244Jun 21, 2022Updated 3 years ago
- ☆39May 12, 2017Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- ☆10Mar 11, 2019Updated 6 years ago
- use matconvnet to train my own image classification☆10Oct 21, 2016Updated 9 years ago
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated last year
- 《人工智能法规、伦理与社会影响》书稿☆13Aug 28, 2021Updated 4 years ago
- Code for "Training Adversarially Robust Sparse Networks via Bayesian Connectivity Sampling" [ICML 2021]☆10Mar 14, 2022Updated 3 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- YoloV6 for a bare Raspberry Pi using ncnn.☆11Jun 12, 2024Updated last year
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago