nachiket / papaa-openclLinks
OpenCL Labs for PAPAA Summer School 2016 Edition
☆46Updated 8 years ago
Alternatives and similar repositories for papaa-opencl
Users that are interested in papaa-opencl are comparing it to the libraries listed below
Sorting:
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- ☆119Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆114Updated 8 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆231Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆193Updated last year
- An Open Source Deep Learning Inference Engine Based on FPGA☆163Updated 4 years ago
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆100Updated 2 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- ☆140Updated 7 years ago
- ☆83Updated 5 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- ☆39Updated 8 years ago
- ☆250Updated 5 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- ☆46Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- ☆19Updated 8 years ago
- ☆48Updated 7 years ago
- ☆53Updated 6 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- ☆244Updated 3 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago