nachiket / papaa-openclLinks
OpenCL Labs for PAPAA Summer School 2016 Edition
☆46Updated 8 years ago
Alternatives and similar repositories for papaa-opencl
Users that are interested in papaa-opencl are comparing it to the libraries listed below
Sorting:
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆312Updated 4 years ago
- ☆119Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆145Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago
- ☆83Updated 5 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆188Updated last year
- ☆44Updated 5 years ago
- ☆39Updated 8 years ago
- ☆249Updated 4 years ago
- ☆142Updated 6 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- ☆33Updated 6 years ago
- ☆53Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆98Updated 2 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 6 years ago
- ☆19Updated 8 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆265Updated 2 years ago
- ☆48Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago