nachiket / papaa-opencl
OpenCL Labs for PAPAA Summer School 2016 Edition
☆46Updated 7 years ago
Alternatives and similar repositories for papaa-opencl:
Users that are interested in papaa-opencl are comparing it to the libraries listed below
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆119Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆139Updated 7 years ago
- ☆83Updated 4 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- ☆39Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- ☆32Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆178Updated 8 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆97Updated last year
- ☆53Updated 5 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆159Updated 4 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆148Updated 5 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆175Updated last year
- ☆45Updated 4 years ago
- Design contest for DAC 2018☆17Updated 6 years ago
- Xilinx Deep Learning IP☆93Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- Caffe to VHDL☆67Updated 4 years ago