Hand written number classification done in hardware (De1-SoC board) using neural networks
☆25Mar 21, 2018Updated 7 years ago
Alternatives and similar repositories for FPGA-Mnist
Users that are interested in FPGA-Mnist are comparing it to the libraries listed below
Sorting:
- ☆10Nov 22, 2022Updated 3 years ago
- ☆11Jul 26, 2017Updated 8 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- using xilinx xc6slx45 to implement mnist net☆83Jul 5, 2018Updated 7 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 8 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 2 years ago
- ☆28Feb 5, 2020Updated 6 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆312Sep 7, 2022Updated 3 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- Generator of verilog description for FPGA MobileNet implementation☆184Jun 23, 2022Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- A simple library to interface with Gwiot 7941E RFID reader☆11Nov 2, 2020Updated 5 years ago
- Amateur Radio Exam notes for Singapore☆37May 11, 2022Updated 3 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- ECED440 Computer Security☆11Nov 6, 2024Updated last year
- Generate Micro-Doppler signature of human motion by radar☆12Jul 2, 2023Updated 2 years ago
- ☆11Jun 26, 2020Updated 5 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- 将邮件中的图片批量保存到PPT中的VBA项目☆12Feb 28, 2021Updated 5 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- A PagSeguro Gateway for Spree Commerce☆26Jul 6, 2012Updated 13 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- Dev board for RP2040 and FUSB302B☆12Dec 20, 2023Updated 2 years ago
- Linux & WSL shell script - Universal Bluetooth Library Patcher for OneUI 1/2/3/4/5/6/7/8☆11Feb 11, 2026Updated 3 weeks ago
- Upload "Oshwi" Badge for OshwDem 2017 a Coruña☆10May 26, 2018Updated 7 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆252Dec 29, 2018Updated 7 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- ICP and ISP Programmer libraries for the Nuvoton NuMicro 8051 line of MCUs (N76E003, MS51FB9AE, etc.)☆16Apr 7, 2024Updated last year
- AntakIA is THE tool to explain an ML model or replace it with a collection of basic explainable models.☆14Feb 16, 2026Updated 2 weeks ago
- Reject membrane, embrace monke☆10Jan 7, 2022Updated 4 years ago
- CANoolder: CAN to 3.3V logic level interface. Dumb. Cheap. Simple. Pick 3.☆15Feb 14, 2018Updated 8 years ago