Hand written number classification done in hardware (De1-SoC board) using neural networks
☆26Mar 21, 2018Updated 8 years ago
Alternatives and similar repositories for FPGA-Mnist
Users that are interested in FPGA-Mnist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Nov 22, 2022Updated 3 years ago
- using xilinx xc6slx45 to implement mnist net☆83Jul 5, 2018Updated 8 years ago
- ☆11Jul 26, 2017Updated 9 years ago
- ☆28Feb 5, 2020Updated 6 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- ☆20Aug 2, 2025Updated last year
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- [ACL'22] Training-free Neural Architecture Search for RNNs and Transformers☆14May 26, 2024Updated 2 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆628Jan 3, 2020Updated 6 years ago
- ☆19Aug 10, 2020Updated 6 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Contains package that allows converting ROS disparity images to depth images.☆12Mar 23, 2020Updated 6 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆314Sep 7, 2022Updated 4 years ago
- Flappy Bird on Verilog☆15Jun 6, 2023Updated 3 years ago
- ROS nodes for real-time motion planning and high-level control of an outdoor ground robot☆13Jun 24, 2019Updated 7 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 3 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- ☆13Mar 31, 2017Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625May 15, 2018Updated 8 years ago
- Simultaneously Sparse and Low-Rank Matrix Reconstruction via Nonconvex and Nonseparable Regularization☆13Jan 10, 2021Updated 5 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆22Aug 9, 2013Updated 13 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- Accelerate convolution neural network for face recognition using GPU☆16Nov 24, 2020Updated 5 years ago
- 兰州理工大学毕业论文LaTeX模板 LaTeX Thesis Template for Lanzhou University of Technology☆14May 18, 2026Updated 3 months ago
- 将邮件中的图片批量保存到PPT中的VBA项目☆11Feb 28, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CANoolder: CAN to 3.3V logic level interface. Dumb. Cheap. Simple. Pick 3.☆15Feb 14, 2018Updated 8 years ago
- A simple library to interface with Gwiot 7941E RFID reader☆12Nov 2, 2020Updated 5 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- ☆15Mar 11, 2023Updated 3 years ago
- Where programmers share ideas and help each other grow☆12Jun 9, 2020Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Make Smart Things with TensorFlow☆13Nov 30, 2019Updated 6 years ago