Hand written number classification done in hardware (De1-SoC board) using neural networks
☆26Mar 21, 2018Updated 8 years ago
Alternatives and similar repositories for FPGA-Mnist
Users that are interested in FPGA-Mnist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- ☆11Nov 22, 2022Updated 3 years ago
- using xilinx xc6slx45 to implement mnist net☆83Jul 5, 2018Updated 7 years ago
- ☆11Jul 26, 2017Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆625Jan 3, 2020Updated 6 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- Quantum Binary Neural Networks☆16Oct 20, 2019Updated 6 years ago
- Contains package that allows converting ROS disparity images to depth images.☆12Mar 23, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Generator of Neural Net Digit Detector for FPGA☆313Sep 7, 2022Updated 3 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 3 years ago
- An OS X flavored plymouth for Linux Ubuntu.☆12Dec 7, 2017Updated 8 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 3 years ago
- The classifier of Superpower(from Tongji University) used in Robomaster2019. 19k FPS on NUC.☆11Sep 20, 2020Updated 5 years ago
- ☆13Mar 31, 2017Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆33Apr 10, 2026Updated 2 months ago
- Devotes to open source FPGA☆28May 9, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Amateur Radio Exam notes for Singapore☆38May 11, 2022Updated 4 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- BitNet a4.8 Implementation in one file of pytorch☆21Jan 13, 2025Updated last year
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆20Aug 9, 2013Updated 12 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆61Feb 10, 2026Updated 4 months ago
- Generate Micro-Doppler signature of human motion by radar☆12Jul 2, 2023Updated 2 years ago
- 将邮件中的图片批量保存到PPT中的VBA项目☆12Feb 28, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 兰州理工大学毕业论文LaTeX模板 LaTeX Thesis Template for Lanzhou University of Technology☆12May 18, 2026Updated last month
- CANoolder: CAN to 3.3V logic level interface. Dumb. Cheap. Simple. Pick 3.☆15Feb 14, 2018Updated 8 years ago
- Where programmers share ideas and help each other grow☆12Jun 9, 2020Updated 6 years ago
- Simultaneously Sparse and Low-Rank Matrix Reconstruction via Nonconvex and Nonseparable Regularization☆13Jan 10, 2021Updated 5 years ago
- ☆11Jun 26, 2020Updated 5 years ago
- Short Term Load Forecasting with ES-dRNN☆14Dec 8, 2022Updated 3 years ago
- ☆14Mar 11, 2023Updated 3 years ago