Johnny-Zou / FPGA-MnistView external linksLinks
Hand written number classification done in hardware (De1-SoC board) using neural networks
☆25Mar 21, 2018Updated 7 years ago
Alternatives and similar repositories for FPGA-Mnist
Users that are interested in FPGA-Mnist are comparing it to the libraries listed below
Sorting:
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- ☆10Jul 26, 2017Updated 8 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Jul 5, 2018Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 8 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- ☆27Feb 5, 2020Updated 6 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆623Jan 3, 2020Updated 6 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆314Sep 7, 2022Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- Artificial Neural Network on Altera DE2☆35Oct 8, 2015Updated 10 years ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- Video Stream Scaler☆40Jul 17, 2014Updated 11 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- ECED440 Computer Security☆11Nov 6, 2024Updated last year
- Dev board for RP2040 and FUSB302B☆12Dec 20, 2023Updated 2 years ago
- ☆11Jun 26, 2020Updated 5 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- 将邮件中的图片批量保存到PPT中的VBA项目☆12Feb 28, 2021Updated 4 years ago
- High Dynamic Range imaging with Altera DE2-115.☆13Mar 1, 2021Updated 4 years ago
- A PagSeguro Gateway for Spree Commerce☆26Jul 6, 2012Updated 13 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Generate Micro-Doppler signature of human motion by radar☆12Jul 2, 2023Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Dec 29, 2018Updated 7 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Do we need rebalancing strategies? A theoretical and empirical study around SMOTE and its variants (Sakho, Malherbe and Scornet; 2024)☆11Sep 2, 2025Updated 5 months ago
- CANoolder: CAN to 3.3V logic level interface. Dumb. Cheap. Simple. Pick 3.☆15Feb 14, 2018Updated 8 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year