patryk-oleniuk / cnn_hw_acceleratorLinks
FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ
☆21Updated 6 years ago
Alternatives and similar repositories for cnn_hw_accelerator
Users that are interested in cnn_hw_accelerator are comparing it to the libraries listed below
Sorting:
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- ☆65Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- ☆46Updated 7 years ago
- ☆39Updated 4 years ago
- ☆112Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago