patryk-oleniuk / cnn_hw_acceleratorView external linksLinks
FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ
☆21Jun 3, 2019Updated 6 years ago
Alternatives and similar repositories for cnn_hw_accelerator
Users that are interested in cnn_hw_accelerator are comparing it to the libraries listed below
Sorting:
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Dec 14, 2023Updated 2 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 7 years ago
- 中文：☆108Nov 29, 2019Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Oct 25, 2021Updated 4 years ago
- ☆48May 21, 2018Updated 7 years ago
- Ratatoskr NoC Simulator☆29Apr 13, 2021Updated 4 years ago
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆54Apr 25, 2018Updated 7 years ago
- ☆24Nov 3, 2016Updated 9 years ago
- 猫狗大战☆28Oct 24, 2018Updated 7 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Jul 9, 2019Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- IDeRS: Iterative Dehazing Method for Single Remote Sensing Image☆10Apr 17, 2020Updated 5 years ago
- ☆11Aug 2, 2023Updated 2 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 7 months ago
- LeNet-5 use c achieve☆13Jan 10, 2020Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 7 months ago
- PPT for Fine tuning☆11Apr 22, 2018Updated 7 years ago
- The reference platform described in this report, uses a Xilinx ZYNQ-7000 hardware platform ZC702 as the real-time processing element appl…☆10Aug 22, 2016Updated 9 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- 基于FPGA的FFT算法并行优化☆12Mar 7, 2024Updated last year
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆172Jul 25, 2019Updated 6 years ago
- ☆39May 12, 2017Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Dual-attention Enhanced Spatial Transcriptomics Denoiser☆12May 8, 2025Updated 9 months ago