xupsh / zrobot_v1
The robot base on ZedBoard
☆15Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for zrobot_v1
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆15Updated 8 years ago
- ☆22Updated 8 years ago
- Display ov7670 camera video on VGA monitors through Video DMA on ZedBoard☆18Updated 7 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- ☆39Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆47Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 3 years ago
- SEA-S7_gesture recognition☆14Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated this week
- ☆14Updated 5 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆67Updated 2 years ago
- kintex7 ov13850 fpga mipi camera☆17Updated 10 months ago
- ☆82Updated 4 years ago
- MIPI CSI-2 + MIPI CCS Demo☆67Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆37Updated 4 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆63Updated 5 months ago
- turbo 8051☆28Updated 7 years ago
- Video Stream Scaler☆40Updated 10 years ago
- ☆106Updated this week
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆53Updated this week
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 9 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆20Updated 8 months ago
- ☆53Updated 2 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago