xupsh / zrobot_v1
The robot base on ZedBoard
☆16Updated 10 years ago
Alternatives and similar repositories for zrobot_v1:
Users that are interested in zrobot_v1 are comparing it to the libraries listed below
- Display ov7670 camera video on VGA monitors through Video DMA on ZedBoard☆18Updated 7 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Updated 9 years ago
- ☆22Updated 8 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆53Updated last month
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆30Updated 4 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated 4 months ago
- download from opencores.org☆13Updated 6 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆18Updated 9 years ago
- ☆40Updated 4 years ago
- MIPI CSI-2 + MIPI CCS Demo☆71Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆23Updated last year
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- ☆19Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- YPCB-00338-1P1 Hack☆27Updated 3 months ago
- kintex7 ov13850 fpga mipi camera☆18Updated last year
- RTL for mipi serialize and deserialize☆11Updated 7 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 5 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆82Updated 7 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago