Er1cZ / Deploying_CNN_on_FPGA_using_OpenCLLinks
Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design contest.
☆109Updated 6 years ago
Alternatives and similar repositories for Deploying_CNN_on_FPGA_using_OpenCL
Users that are interested in Deploying_CNN_on_FPGA_using_OpenCL are comparing it to the libraries listed below
Sorting:
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆79Updated last year
- Vitis HLS Library for FINN☆198Updated this week
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- DPU on PYNQ☆221Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- 中文:☆101Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- AMD University Program HLS tutorial☆95Updated 7 months ago
- ☆91Updated last year
- ☆126Updated 6 months ago
- ☆46Updated 7 years ago
- ☆65Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago