Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design contest.
☆115Jun 27, 2018Updated 7 years ago
Alternatives and similar repositories for Deploying_CNN_on_FPGA_using_OpenCL
Users that are interested in Deploying_CNN_on_FPGA_using_OpenCL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆81Oct 3, 2023Updated 2 years ago
- DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel…☆96Nov 7, 2020Updated 5 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39May 27, 2021Updated 4 years ago
- An example of how to use Avalon interrupts on the Cyclone V FPGA☆15May 25, 2014Updated 11 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆787Dec 10, 2019Updated 6 years ago
- FreeRTOS with LwIP integration in the Nios II EDS☆19Jan 30, 2016Updated 10 years ago
- Hot & Spicy tool suite☆23Jan 4, 2022Updated 4 years ago
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆27Aug 25, 2021Updated 4 years ago
- Learning notes about deploying YOLO in different platforms☆13Aug 24, 2018Updated 7 years ago
- ☆65May 6, 2020Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- ☆23Oct 7, 2021Updated 4 years ago
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 5 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12May 14, 2019Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆338Oct 25, 2021Updated 4 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆24Mar 17, 2021Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- ☆17Feb 13, 2021Updated 5 years ago
- ☆32Apr 21, 2019Updated 6 years ago
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆28Jul 31, 2019Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- FPGArduino binary☆13Aug 5, 2019Updated 6 years ago
- Processor-FPGA transfer rate measurements in CycloneV-SoC☆15Nov 23, 2018Updated 7 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆152Feb 11, 2025Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 6 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14May 17, 2019Updated 6 years ago
- Hardware Accelerators on FPGA for Computer Vision Applications☆12Dec 16, 2025Updated 3 months ago
- ☆244Jun 21, 2022Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆18Apr 12, 2020Updated 5 years ago