Er1cZ / Deploying_CNN_on_FPGA_using_OpenCLLinks
Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design contest.
☆111Updated 6 years ago
Alternatives and similar repositories for Deploying_CNN_on_FPGA_using_OpenCL
Users that are interested in Deploying_CNN_on_FPGA_using_OpenCL are comparing it to the libraries listed below
Sorting:
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated last year
- DPU on PYNQ☆222Updated last year
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆118Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- ☆128Updated 2 weeks ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆195Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- IC implementation of TPU☆124Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- ☆112Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year