HWAC-DL / hwac_object_trackerLinks
FPGA accelerated TinyYOLO v2 object detection neural network
☆73Updated 7 years ago
Alternatives and similar repositories for hwac_object_tracker
Users that are interested in hwac_object_tracker are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- 中文:☆101Updated 5 years ago
- DPU on PYNQ☆225Updated 2 weeks ago
- ☆248Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- PYNQ学习资料☆164Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- ☆47Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Implement Tiny YOLO v3 on ZYNQ☆298Updated 4 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago