HWAC-DL / hwac_object_trackerLinks
FPGA accelerated TinyYOLO v2 object detection neural network
☆72Updated 7 years ago
Alternatives and similar repositories for hwac_object_tracker
Users that are interested in hwac_object_tracker are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 中文:☆101Updated 5 years ago
- Implementation of CNN using Verilog☆222Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆296Updated 3 months ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆74Updated last year
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- FPGA☆158Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆318Updated 3 years ago
- ☆47Updated 7 years ago
- PYNQ学习资 料☆164Updated 5 years ago
- ☆248Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- DPU on PYNQ☆225Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆66Updated 6 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆350Updated last year
- Pynq computer vision examples with an OV5640 camera☆49Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago