HWAC-DL / hwac_object_trackerLinks
FPGA accelerated TinyYOLO v2 object detection neural network
☆74Updated 7 years ago
Alternatives and similar repositories for hwac_object_tracker
Users that are interested in hwac_object_tracker are comparing it to the libraries listed below
Sorting:
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- 中文:☆104Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆324Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆163Updated 8 years ago
- PYNQ学习资料☆171Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Implementation of CNN using Verilog☆226Updated 8 years ago
- FPGA☆158Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆250Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- DPU on PYNQ☆228Updated 2 months ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- ☆48Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 6 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago