HWAC-DL / hwac_object_trackerLinks
FPGA accelerated TinyYOLO v2 object detection neural network
☆74Updated 7 years ago
Alternatives and similar repositories for hwac_object_tracker
Users that are interested in hwac_object_tracker are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆104Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- 中文:☆107Updated 6 years ago
- ☆250Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆115Updated 8 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Implementation of CNN using Verilog☆235Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆328Updated 4 years ago
- DPU on PYNQ☆237Updated 5 months ago
- ☆48Updated 7 years ago
- An LeNet RTL implement onto FPGA☆51Updated 7 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆77Updated 2 years ago
- PYNQ学习资料☆174Updated 6 years ago
- FPGA☆159Updated last year
- A DNN Accelerator implemented with RTL.☆68Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆306Updated 8 months ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆177Updated last year
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆270Updated 2 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago