ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges off-chip and creates high-level APIs using the type data.
☆35Sep 30, 2020Updated 5 years ago
Alternatives and similar repositories for Elastic-Silicon-Interconnect
Users that are interested in Elastic-Silicon-Interconnect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- ☆20Mar 1, 2021Updated 5 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 6 months ago
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- A Hardware Pipeline Description Language☆59Jul 12, 2025Updated last year
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- ☆16Jun 13, 2021Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Medium Access Control layer of 802.15.4☆14Nov 14, 2014Updated 11 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆421Jul 14, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆96Jul 9, 2026Updated 2 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Apr 11, 2026Updated 3 months ago
- ☆33Jan 24, 2020Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆16Sep 8, 2021Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 11 months ago