Alternatives and similar repositories for Elastic-Silicon-Interconnect

Users that are interested in Elastic-Silicon-Interconnect are comparing it to the libraries listed below

• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆36Updated last month
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 5 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆87Updated last week
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 3 years ago
• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆86Updated 5 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆66Updated 11 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 3 months ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 3 years ago
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated 3 years ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆41Updated 2 weeks ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆47Updated this week
• antmicro / verilator-dynamic-scheduler-examples
  ☆23Updated 5 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 6 months ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆32Updated 11 months ago
• siliconcompiler / zerosoc
  Demo SoC for SiliconCompiler.
  ☆61Updated last week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆28Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆27Updated 2 years ago
• FPGA-Research / zynq-ultrascale-readback-capture
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆17Updated 5 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆43Updated 2 years ago
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆30Updated last year