ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges off-chip and creates high-level APIs using the type data.
☆36Sep 30, 2020Updated 6 years ago
Alternatives and similar repositories for Elastic-Silicon-Interconnect
Users that are interested in Elastic-Silicon-Interconnect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- ☆14Jan 7, 2024Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A C++ Library for Hardware Design and Simulation☆15May 17, 2020Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- The SiFive wake build tool☆95Oct 22, 2026Updated last week
- ☆20Mar 1, 2021Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week
- ☆10Nov 8, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 10 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 9 months ago
- 10-stage out-of-order RV64IMAFDC CPU☆11Updated this week
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆99Sep 8, 2026Updated last month
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆434Updated this week
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- ☆16Jun 13, 2021Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago