ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges off-chip and creates high-level APIs using the type data.
☆35Sep 30, 2020Updated 5 years ago
Alternatives and similar repositories for Elastic-Silicon-Interconnect
Users that are interested in Elastic-Silicon-Interconnect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- ☆20Mar 1, 2021Updated 5 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 2 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 10 months ago
- ☆16Jun 13, 2021Updated 4 years ago
- A Hardware Pipeline Description Language☆58Jul 12, 2025Updated 8 months ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 2 weeks ago
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 9 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆406Mar 17, 2026Updated last week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Jul 25, 2024Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 7 months ago
- A tool for synthesizing Verilog programs☆112Aug 25, 2025Updated 6 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Mar 17, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- ☆33Jan 24, 2020Updated 6 years ago