microsoft / Elastic-Silicon-Interconnect
ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges off-chip and creates high-level APIs using the type data.
☆34Updated 4 years ago
Alternatives and similar repositories for Elastic-Silicon-Interconnect:
Users that are interested in Elastic-Silicon-Interconnect are comparing it to the libraries listed below
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- A SystemVerilog source file pickler.☆55Updated 5 months ago
- Hardware generator debugger☆73Updated last year
- ☆55Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Benchmarks for Yosys development☆23Updated 5 years ago
- ☆36Updated 2 years ago
- ☆18Updated 4 years ago
- ☆22Updated last year
- Cross EDA Abstraction and Automation☆36Updated last month
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- An automatic clock gating utility☆45Updated 8 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated last week
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- Determines the modules declared and instantiated in a SystemVerilog file☆43Updated 6 months ago
- Debuggable hardware generator☆68Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated last year
- Mutation Cover with Yosys (MCY)☆80Updated 2 weeks ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- The specification for the FIRRTL language☆52Updated this week
- Python interface to FPGA interchange format☆41Updated 2 years ago