microsoft / Elastic-Silicon-Interconnect
ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges off-chip and creates high-level APIs using the type data.
☆34Updated 4 years ago
Alternatives and similar repositories for Elastic-Silicon-Interconnect:
Users that are interested in Elastic-Silicon-Interconnect are comparing it to the libraries listed below
- A Verilog Synthesis Regression Test☆37Updated last year
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆55Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆35Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated 2 years ago
- An automatic clock gating utility☆46Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- ☆27Updated 2 months ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- ☆22Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- Hardware generator debugger☆73Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 11 months ago
- ☆36Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆80Updated last week
- Cross EDA Abstraction and Automation☆36Updated this week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆47Updated 7 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆18Updated 4 years ago
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆61Updated 10 months ago