microsoft / Elastic-Silicon-InterconnectLinks
ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges off-chip and creates high-level APIs using the type data.
☆34Updated 5 years ago
Alternatives and similar repositories for Elastic-Silicon-Interconnect
Users that are interested in Elastic-Silicon-Interconnect are comparing it to the libraries listed below
Sorting:
- ☆56Updated 3 years ago
- Hardware generator debugger☆76Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- Mutation Cover with Yosys (MCY)☆87Updated last week
- A Verilog Synthesis Regression Test☆37Updated last year
- Collection of test cases for Yosys☆17Updated 3 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Debuggable hardware generator☆70Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- ☆38Updated 3 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- FPGA tool performance profiling☆102Updated last year
- design and verification of asynchronous circuits☆41Updated 2 weeks ago
- A SystemVerilog language server based on the Slang library.☆47Updated this week
- ☆23Updated 5 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- BSC Development Workstation (BDW)☆32Updated 11 months ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- mantle library☆44Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆17Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year