microsoft / Elastic-Silicon-Interconnect

Related projects: ⓘ

• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 11 months ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆59Updated this week
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆16Updated 2 weeks ago
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated last year
• Kuree / kratos
  Debuggable hardware generator
  ☆66Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆49Updated 9 months ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated last year
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆33Updated 5 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆21Updated 4 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated 7 months ago
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• waviousllc / wav-lpddr-sw
  Wavious DDR (WDDR) Physical interface (PHY) Software
  ☆17Updated 2 years ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆33Updated last year
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆28Updated 2 months ago
• StanfordAHA / CGRAGenerator
  ☆19Updated this week
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆74Updated 3 weeks ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆33Updated last week
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆31Updated this week
• hlslibs / matchlib_connections
  Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
  ☆35Updated 2 weeks ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆24Updated 3 years ago
• dirjud / Nitro-Parts-lib-Xilinx
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆31Updated 2 months ago
• google / skywater-pdk-libs-sky130_fd_bd_sram
  SRAM build space for SKY130 provided by SkyWater.
  ☆19Updated 2 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 2 years ago
• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆12Updated last year
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 2 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆76Updated 2 weeks ago