dian-lun-lin / RTLflow
A GPU acceleration flow for RTL simulation with batch stimulus
☆102Updated 11 months ago
Alternatives and similar repositories for RTLflow:
Users that are interested in RTLflow are comparing it to the libraries listed below
- Next generation CGRA generator☆110Updated this week
- ☆87Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CGRA framework with vectorization support.☆27Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- Project repo for the POSH on-chip network generator☆44Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆100Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆95Updated this week
- high-performance RTL simulator☆153Updated 8 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆63Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated 2 weeks ago
- Python wrapper for verilator model☆80Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆120Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆94Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 weeks ago
- ☆39Updated last month
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆24Updated last year