dian-lun-lin / RTLflowLinks
A GPU acceleration flow for RTL simulation with batch stimulus
☆115Updated last year
Alternatives and similar repositories for RTLflow
Users that are interested in RTLflow are comparing it to the libraries listed below
Sorting:
- high-performance RTL simulator☆180Updated last year
- Next generation CGRA generator☆115Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- ☆87Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- DASS HLS Compiler☆29Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆141Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- A configurable SRAM generator☆56Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- ☆80Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- ☆61Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- ☆47Updated 9 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago