dian-lun-lin / RTLflowLinks
A GPU acceleration flow for RTL simulation with batch stimulus
☆116Updated last year
Alternatives and similar repositories for RTLflow
Users that are interested in RTLflow are comparing it to the libraries listed below
Sorting:
- high-performance RTL simulator☆184Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Next generation CGRA generator☆116Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- ☆87Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆59Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated last week
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- A configurable SRAM generator☆57Updated 3 months ago
- ☆88Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆121Updated 2 months ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆113Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- ☆61Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last month