dian-lun-lin / RTLflowLinks
A GPU acceleration flow for RTL simulation with batch stimulus
☆110Updated last year
Alternatives and similar repositories for RTLflow
Users that are interested in RTLflow are comparing it to the libraries listed below
Sorting:
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- ☆86Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Next generation CGRA generator☆111Updated last week
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- high-performance RTL simulator☆159Updated 11 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- DASS HLS Compiler☆29Updated last year
- A configurable SRAM generator☆50Updated this week
- ☆41Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆19Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- ☆18Updated 7 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆116Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- Python wrapper for verilator model☆84Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago