dian-lun-lin / RTLflowLinks
A GPU acceleration flow for RTL simulation with batch stimulus
☆111Updated last year
Alternatives and similar repositories for RTLflow
Users that are interested in RTLflow are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- high-performance RTL simulator☆159Updated last year
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- ☆86Updated last year
- ☆41Updated 5 months ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Python wrapper for verilator model☆86Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- Next generation CGRA generator☆111Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- ☆59Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- CGRA framework with vectorization support.☆32Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A configurable SRAM generator☆51Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago