dian-lun-lin / RTLflowLinks
A GPU acceleration flow for RTL simulation with batch stimulus
☆113Updated last year
Alternatives and similar repositories for RTLflow
Users that are interested in RTLflow are comparing it to the libraries listed below
Sorting:
- high-performance RTL simulator☆173Updated last year
- Next generation CGRA generator☆113Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- ☆87Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- CGRA framework with vectorization support.☆34Updated last week
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- A configurable SRAM generator☆53Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- DASS HLS Compiler☆29Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- ☆60Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆130Updated this week
- A polyhedral compiler for hardware accelerators☆59Updated last year