merledu / caravan
A caravan equipped with API for creating bus protocols in Chisel with ease.
☆14Updated last week
Alternatives and similar repositories for caravan:
Users that are interested in caravan are comparing it to the libraries listed below
- Generic Register Interface (contains various adapters)☆111Updated 6 months ago
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- ☆89Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆67Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆69Updated last week
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 10 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆36Updated 2 months ago
- A configurable SRAM generator☆47Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- Announcements related to Verilator☆39Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆63Updated 3 months ago
- A dynamic verification library for Chisel.☆147Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆88Updated 2 weeks ago
- Home of the Advanced Interface Bus (AIB) specification.☆50Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆185Updated this week
- Re-coded Xilinx primitives for Verilator use☆43Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆57Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆164Updated 4 months ago