awygle / waggle
Rust proof-of-concept for GPU waveform rendering
☆13Updated 4 years ago
Alternatives and similar repositories for waggle:
Users that are interested in waggle are comparing it to the libraries listed below
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- A bit-serial CPU☆18Updated 5 years ago
- Industry standard I/O for nMigen☆12Updated 4 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- 妖刀夢渡☆59Updated 6 years ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 4 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Yet Another Debug Transport☆20Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year