Rust proof-of-concept for GPU waveform rendering
☆13Jul 22, 2020Updated 5 years ago
Alternatives and similar repositories for waggle
Users that are interested in waggle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆18Dec 27, 2021Updated 4 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- The PS-FPGA project (top level)☆24May 12, 2021Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Oct 9, 2025Updated 5 months ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Jan 13, 2026Updated 2 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- ☆63Mar 9, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- RISC-V Debugger☆16Apr 2, 2025Updated 11 months ago
- Automation for WireGuard VPN tunnels☆32May 7, 2022Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Jan 14, 2021Updated 5 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 2 months ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- IPDBG☆13Aug 22, 2025Updated 7 months ago
- For STM32F469 (Cortex M4) with DSI : quick RFID Pwner for French VIGIK system and Common centrals.☆15Jul 3, 2016Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- ☆44Mar 12, 2025Updated last year
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Yet Another Debug Transport☆25Dec 3, 2025Updated 3 months ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago