awygle / waggleView external linksLinks
Rust proof-of-concept for GPU waveform rendering
☆13Jul 22, 2020Updated 5 years ago
Alternatives and similar repositories for waggle
Users that are interested in waggle are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- The PS-FPGA project (top level)☆24May 12, 2021Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Jan 13, 2026Updated last month
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 4 years ago
- For STM32F469 (Cortex M4) with DSI : quick RFID Pwner for French VIGIK system and Common centrals.☆15Jul 3, 2016Updated 9 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- RISC-V Debugger☆16Apr 2, 2025Updated 10 months ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 2 weeks ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- A simple loop drum machine for the Raspberry Pi Pico,☆20Feb 11, 2021Updated 5 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- MOTDLE, un clone de Wordle en français☆17Jan 20, 2023Updated 3 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Yet Another Debug Transport☆23Dec 3, 2025Updated 2 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 8 months ago
- ☆44Mar 12, 2025Updated 11 months ago
- A Python-based HDL and framework for silicon-based witchcraft☆30Jan 31, 2026Updated 2 weeks ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week