awygle / waggleLinks
Rust proof-of-concept for GPU waveform rendering
☆13Updated 5 years ago
Alternatives and similar repositories for waggle
Users that are interested in waggle are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- My pergola FPGA projects☆30Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Simplified environment for litex☆14Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 5 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 5 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated last week
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- PicoRV☆43Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- A bit-serial CPU☆19Updated 6 years ago