CakeML / hardwareLinks
Verilog development and verification project for HOL4
☆27Updated 3 months ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆158Updated last month
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- A core language for rule-based hardware design 🦑☆159Updated 2 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last year
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- Galois RISC-V ISA Formal Tools☆60Updated last week
- A formal semantics of the RISC-V ISA in Haskell☆169Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆107Updated this week
- BTOR2 MLIR project☆26Updated last year
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Haskell library for hardware description☆104Updated this week
- ☆21Updated 10 years ago
- A generic test bench written in Bluespec☆54Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆59Updated 10 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- RISC-V Specification in Coq☆116Updated last month
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- CHERI-RISC-V model written in Sail☆64Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated last month
- Reads a state transition system and performs property checking☆85Updated 5 months ago
- ☆40Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last month
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 months ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- CAQE is a solver for quantified Boolean formulas☆34Updated 2 years ago