Verilog development and verification project for HOL4
☆28Apr 25, 2025Updated 10 months ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆58Dec 24, 2021Updated 4 years ago
- Testing processors with Random Instruction Generation☆55Jan 13, 2026Updated last month
- Binary analysis in HOL☆46Feb 13, 2026Updated 2 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Web Framework accelerates the development process with its flexibility & speed of use. Written as a library in C language. You can custom…☆15Dec 30, 2025Updated 2 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- A Haskell library for Approximating Exact Real Numbers (AERN) based on interval computation. (aern2 is a rewrite of aern.)☆24Aug 12, 2025Updated 6 months ago
- Language bindings for Maude☆24Nov 2, 2025Updated 3 months ago
- Designs, infrastructure, and experiments around Race Logic☆25Jun 25, 2020Updated 5 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- CodeQL and Binary Ninja scripts to accompany the blog post☆11Feb 3, 2023Updated 3 years ago
- Supplement of the ICFP'22 paper "‘do’ Unchained: Embracing Local Imperativity in a Purely Functional Language"☆14Feb 15, 2025Updated last year
- Repository of benchmarks for SYNTCOMP☆14Sep 16, 2025Updated 5 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- work in progress, playing around with btor2 in rust☆12Feb 20, 2026Updated last week
- A web page with resources for teaching with formal methods and tools.☆14Apr 8, 2023Updated 2 years ago
- Formalization of Mathematics using Type Theory of Agda Programming Language☆11Jan 3, 2018Updated 8 years ago
- The Basil pipeline for concurrent information flow analysis in AArch64 binaries.☆17Updated this week
- Unified Maude model-checking tool☆13Feb 4, 2026Updated 3 weeks ago
- Automatic Differentiation using Pseudo Lenses. Neat.☆20Feb 7, 2020Updated 6 years ago
- UCI-compatible chess engine in OCaml.☆14Apr 20, 2025Updated 10 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- A core language for rule-based hardware design 🦑☆172Dec 10, 2025Updated 2 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- ForSyDe's Haskell-embedded Domain Specific Language☆12Apr 10, 2024Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- A Fast Floating-Point Satisfiability Solver☆28Jul 26, 2025Updated 7 months ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- A simple BDD library for OCaml☆13May 20, 2025Updated 9 months ago
- The Candle theorem prover (fork of the HOL Light sources)☆18Feb 13, 2026Updated 2 weeks ago
- ☆15Apr 26, 2021Updated 4 years ago
- Symbolic Geometric Algebra with E-Graphs☆19Oct 11, 2023Updated 2 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- P4 formalization using Ott and HOL4☆15Feb 17, 2026Updated last week
- Galois RISC-V ISA Formal Tools☆62Aug 12, 2025Updated 6 months ago