CakeML / hardwareLinks
Verilog development and verification project for HOL4
☆27Updated 8 months ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated last week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆163Updated last month
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- A core language for rule-based hardware design 🦑☆166Updated 2 weeks ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- Galois RISC-V ISA Formal Tools☆61Updated 4 months ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- BTOR2 MLIR project☆26Updated last year
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated 3 weeks ago
- A generic test bench written in Bluespec☆56Updated 5 years ago
- work in progress, playing around with btor2 in rust☆12Updated last month
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago
- Haskell library for hardware description☆105Updated 4 months ago
- RISC-V Specification in Coq☆116Updated 2 months ago
- FPGA synthesis tool powered by program synthesis☆53Updated last week
- Time-sensitive affine types for predictable hardware generation☆147Updated last month
- ☆21Updated 10 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆99Updated this week
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Updated 2 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 5 months ago
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- ☆40Updated 4 years ago
- Reads a state transition system and performs property checking☆89Updated 3 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- ☆13Updated 4 years ago
- Automatically generate a compiler using equality saturation☆34Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year