CakeML / hardware
Verilog development and verification project for HOL4
☆25Updated 4 months ago
Alternatives and similar repositories for hardware:
Users that are interested in hardware are comparing it to the libraries listed below
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- BTOR2 MLIR project☆25Updated last year
- Galois RISC-V ISA Formal Tools☆56Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆150Updated 6 months ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Pono: A flexible and extensible SMT-based model checker☆93Updated this week
- A formal semantics of the RISC-V ISA in Haskell☆163Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 9 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- A core language for rule-based hardware design 🦑☆147Updated 5 months ago
- ☆13Updated 4 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- ☆21Updated 9 years ago
- FPGA synthesis tool powered by program synthesis☆41Updated 4 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- PipeProof☆11Updated 5 years ago
- A generic test bench written in Bluespec☆51Updated 4 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 6 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- ☆40Updated 3 years ago
- ☆23Updated 4 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 8 months ago
- RISC-V Specification in Coq☆111Updated 2 months ago
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- RISC-V BSV Specification☆19Updated 5 years ago