CakeML / hardware
Verilog development and verification project for HOL4
☆24Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for hardware
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- Galois RISC-V ISA Formal Tools☆56Updated 10 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated 2 months ago
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 5 months ago
- ☆21Updated 9 years ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆155Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Pono: A flexible and extensible SMT-based model checker☆82Updated last month
- BTOR2 MLIR project☆16Updated 10 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- RISC-V Specification in Coq☆109Updated 3 months ago
- Haskell library for hardware description☆98Updated last month
- A Haskell to HDL (Verilog/VHDL) Compiler☆24Updated 9 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- CAQE is a solver for quantified Boolean formulas☆30Updated last year
- A core language for rule-based hardware design 🦑☆140Updated last month
- A generic test bench written in Bluespec☆45Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆38Updated this week
- ☆14Updated 4 months ago
- ☆41Updated 3 years ago
- An advanced header-only exact synthesis library☆23Updated 2 years ago
- Libraries useful for Dafny programs☆43Updated last week
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago