Verilog development and verification project for HOL4
☆28Apr 25, 2025Updated 10 months ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- Binary analysis in HOL☆46Mar 9, 2026Updated last week
- UCI-compatible chess engine in OCaml.☆14Apr 20, 2025Updated 11 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 4 months ago
- P4 formalization using Ott and HOL4☆18Feb 24, 2026Updated 3 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated 2 months ago
- A web page with resources for teaching with formal methods and tools.☆14Apr 8, 2023Updated 2 years ago
- Designs, infrastructure, and experiments around Race Logic☆25Jun 25, 2020Updated 5 years ago
- Proof Object Transformation, Preserving Imp Embeddings: the first proof compiler to be formally proven correct☆16Aug 19, 2024Updated last year
- Formalization of Mathematics using Type Theory of Agda Programming Language☆11Jan 3, 2018Updated 8 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- CodeQL and Binary Ninja scripts to accompany the blog post☆11Feb 3, 2023Updated 3 years ago
- The Candle theorem prover (fork of the HOL Light sources)☆18Mar 13, 2026Updated last week
- ☆21Aug 1, 2015Updated 10 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- Supplement of the ICFP'22 paper "‘do’ Unchained: Embracing Local Imperativity in a Purely Functional Language"☆14Feb 15, 2025Updated last year
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Separation Logic Proofs in Lean☆50Jan 28, 2026Updated last month
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Galois RISC-V ISA Formal Tools☆62Aug 12, 2025Updated 7 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- A catalogue of efficient and accurate polynomial approximations☆17Feb 5, 2022Updated 4 years ago
- ☆23Dec 2, 2024Updated last year
- Automatic Differentiation using Pseudo Lenses. Neat.☆21Feb 7, 2020Updated 6 years ago
- The Z3-Noodler String Solver☆25Mar 12, 2026Updated last week
- Unified Maude model-checking tool☆13Feb 4, 2026Updated last month
- A Haskell library for Approximating Exact Real Numbers (AERN) based on interval computation. (aern2 is a rewrite of aern.)☆25Aug 12, 2025Updated 7 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- RISC-V Specification in Coq☆116Jan 5, 2026Updated 2 months ago
- Repository of benchmarks for SYNTCOMP☆14Sep 16, 2025Updated 6 months ago
- A work-in-progress language and compiler for verified low-level programming☆323Mar 5, 2026Updated 2 weeks ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Web Framework accelerates the development process with its flexibility & speed of use. Written as a library in C language. You can custom…☆15Dec 30, 2025Updated 2 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- ☆73Nov 6, 2025Updated 4 months ago
- Pono: A flexible and extensible SMT-based model checker☆118Updated this week
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago