CakeML / hardwareLinks
Verilog development and verification project for HOL4
☆26Updated 2 months ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- The source code to the Voss II Hardware Verification Suite☆55Updated 2 weeks ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆155Updated 2 weeks ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- A core language for rule-based hardware design 🦑☆156Updated last month
- Pono: A flexible and extensible SMT-based model checker☆105Updated this week
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆167Updated last year
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆79Updated this week
- BTOR2 MLIR project☆26Updated last year
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- Galois RISC-V ISA Formal Tools☆60Updated 3 months ago
- A generic test bench written in Bluespec☆53Updated 4 years ago
- Reads a state transition system and performs property checking☆84Updated 4 months ago
- ☆21Updated 9 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆59Updated 10 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated last week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- Haskell library for hardware description☆104Updated last month
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- ☆13Updated 4 years ago
- ☆26Updated 2 years ago
- ☆40Updated 3 years ago