CakeML / hardwareLinks
Verilog development and verification project for HOL4
☆27Updated 9 months ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- A core language for rule-based hardware design 🦑☆171Updated last month
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Updated last week
- Galois RISC-V ISA Formal Tools☆62Updated 5 months ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated last week
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- BTOR2 MLIR project☆26Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- A generic test bench written in Bluespec☆57Updated 5 years ago
- RISC-V Specification in Coq☆116Updated last month
- Time-sensitive affine types for predictable hardware generation☆148Updated last month
- ☆21Updated 10 years ago
- CHERI-RISC-V model written in Sail☆66Updated 6 months ago
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago
- Reads a state transition system and performs property checking☆89Updated 4 months ago
- Haskell library for hardware description☆106Updated 5 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 7 months ago
- work in progress, playing around with btor2 in rust☆12Updated last week
- Automatically generate a compiler using equality saturation☆34Updated last year
- ☆13Updated 5 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated 3 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- ☆14Updated 8 years ago