CakeML / hardwareLinks
Verilog development and verification project for HOL4
☆27Updated 6 months ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 3 weeks ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated last month
- Galois RISC-V ISA Formal Tools☆60Updated 2 months ago
- A core language for rule-based hardware design 🦑☆162Updated 2 weeks ago
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆112Updated last week
- A generic test bench written in Bluespec☆56Updated 4 years ago
- BTOR2 MLIR project☆26Updated last year
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- RISC-V Specification in Coq☆116Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated this week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago
- FPGA synthesis tool powered by program synthesis☆51Updated 3 weeks ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆61Updated 10 years ago
- work in progress, playing around with btor2 in rust☆11Updated this week
- Reads a state transition system and performs property checking☆87Updated last month
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- ☆21Updated 10 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ☆13Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆58Updated 3 years ago
- Haskell library for hardware description☆104Updated 2 months ago
- ☆14Updated 7 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 7 months ago