CakeML / hardware
Verilog development and verification project for HOL4
☆24Updated 2 months ago
Alternatives and similar repositories for hardware:
Users that are interested in hardware are comparing it to the libraries listed below
- The source code to the Voss II Hardware Verification Suite☆53Updated 4 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆87Updated 2 months ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆145Updated 3 months ago
- Galois RISC-V ISA Formal Tools☆55Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 6 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆123Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- BTOR2 MLIR project☆20Updated last year
- A core language for rule-based hardware design 🦑☆146Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆62Updated this week
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆56Updated 9 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A formal semantics of the RISC-V ISA in Haskell☆160Updated last year
- PipeProof☆11Updated 5 years ago
- ☆21Updated 9 years ago
- A generic test bench written in Bluespec☆47Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆37Updated last month
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 6 months ago
- CAQE is a solver for quantified Boolean formulas☆31Updated last year
- RISC-V Specification in Coq☆111Updated 5 months ago
- A Haskell to HDL (Verilog/VHDL) Compiler☆25Updated 11 months ago
- An advanced header-only exact synthesis library☆24Updated 2 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- ☆40Updated 3 years ago
- Kami based processor implementations and specifications☆22Updated 4 years ago