CakeML / hardwareLinks
Verilog development and verification project for HOL4
☆26Updated 7 months ago
Alternatives and similar repositories for hardware
Users that are interested in hardware are comparing it to the libraries listed below
Sorting:
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆161Updated 2 weeks ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last week
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 3 months ago
- A core language for rule-based hardware design 🦑☆166Updated last month
- A formal semantics of the RISC-V ISA in Haskell☆171Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- Galois RISC-V ISA Formal Tools☆61Updated 3 months ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated last week
- RISC-V Specification in Coq☆116Updated 2 months ago
- BTOR2 MLIR project☆26Updated last year
- ☆21Updated 10 years ago
- A generic test bench written in Bluespec☆56Updated 4 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- work in progress, playing around with btor2 in rust☆12Updated last week
- Haskell library for hardware description☆104Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆96Updated last week
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆58Updated 3 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Updated last month
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆146Updated last month
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- CHERI-RISC-V model written in Sail☆66Updated 4 months ago
- Reads a state transition system and performs property checking☆88Updated 2 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 5 months ago
- Automatically generate a compiler using equality saturation☆34Updated last year
- Libraries useful for Dafny programs☆45Updated 3 months ago
- ☆13Updated 4 years ago