parallella / parallella-riscv
RISC-V port to Parallella Board
☆12Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for parallella-riscv
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- RISC-V BSV Specification☆17Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆54Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- A Verilog Synthesis Regression Test☆34Updated 8 months ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆30Updated 9 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Consistency checker for memory subsystem traces☆13Updated 8 years ago
- ☆10Updated 3 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆29Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated last year
- OpenFPGA☆33Updated 6 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆15Updated 5 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago