parallella / parallella-riscv
RISC-V port to Parallella Board
☆12Updated 8 years ago
Alternatives and similar repositories for parallella-riscv:
Users that are interested in parallella-riscv are comparing it to the libraries listed below
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- Useful utilities for BAR projects☆31Updated last year
- RISC-V GPGPU☆34Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- OpenFPGA☆33Updated 7 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- Open Processor Architecture☆26Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- ☆55Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- ☆63Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆30Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated last week
- RISC-V BSV Specification☆19Updated 5 years ago