parallella / parallella-riscv
RISC-V port to Parallella Board
☆12Updated 8 years ago
Related projects: ⓘ
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Open Processor Architecture☆26Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆45Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆55Updated 4 years ago
- L3 based MIPS specification and emulator☆15Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 4 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆30Updated 9 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 2 years ago
- ☆29Updated this week
- Z-scale Microarchitectural Implementation of RV32 ISA☆54Updated 7 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 3 years ago
- Consistency checker for memory subsystem traces☆11Updated 7 years ago
- ☆19Updated this week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Useful utilities for BAR projects☆31Updated 8 months ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆38Updated 8 years ago
- RISC-V GPGPU☆34Updated 4 years ago
- RISC-V BSV Specification☆17Updated 4 years ago
- Exploration of alternative hardware description languages☆28Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆22Updated 6 years ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆21Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago