RISC-V port to Parallella Board
☆13Aug 22, 2016Updated 9 years ago
Alternatives and similar repositories for parallella-riscv
Users that are interested in parallella-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 8, 2019Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- Differential equation (ODE & DAE) solver test suite☆10Sep 24, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆15Nov 16, 2017Updated 8 years ago
- Basic start of TensorFlow with TensorBoard☆11Apr 9, 2016Updated 10 years ago
- Past Pixels Camp t-shirt challenges☆13Apr 1, 2019Updated 7 years ago
- Designs, infrastructure, and experiments around Race Logic☆26Jun 25, 2020Updated 6 years ago
- Electrical and Computer Engineering Capstone☆11Jan 23, 2017Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- CNN accelerator☆29Jun 11, 2017Updated 9 years ago
- A template for building new projects/platforms using the BOOM core.☆24Jan 14, 2019Updated 7 years ago
- RISC-V GPGPU☆38Mar 6, 2020Updated 6 years ago
- android port of yaft (yet another framebuffer terminal)☆25Jul 19, 2014Updated 11 years ago
- Another dynamically-typed, lightweight programming language☆12May 5, 2015Updated 11 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- functional template library☆15Jun 13, 2016Updated 10 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 4 years ago
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆11Apr 17, 2018Updated 8 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Julia toolbox for molecular simulations☆23Jan 18, 2017Updated 9 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 2 months ago
- Stereo matching on two images for making a disparity map. My attempt to implement semi-global matching algorithm with some customs additi…☆10Mar 19, 2016Updated 10 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Visualize TVM Relay program graph☆12Nov 19, 2019Updated 6 years ago
- A benchmark of programming tasks for LLMs that supports almost any programming language.☆13Jun 30, 2025Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- Arduino library for I2C PCA9685 16 channel PWM extender, 12 bit☆15Nov 23, 2025Updated 7 months ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago