parallella / parallella-riscvLinks
RISC-V port to Parallella Board
☆13Updated 9 years ago
Alternatives and similar repositories for parallella-riscv
Users that are interested in parallella-riscv are comparing it to the libraries listed below
Sorting:
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Updated 10 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated 3 weeks ago
- Useful utilities for BAR projects☆32Updated 2 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A 32-bit RISC-V processor for mriscv project☆60Updated 8 years ago
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- A Verilog Synthesis Regression Test☆37Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- BSC Development Workstation (BDW)☆32Updated 2 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated 3 weeks ago
- Block-diagram style digital logic visualizer☆23Updated 10 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- RISC-V GPGPU☆36Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- OpenFPGA☆34Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 7 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago