parallella / parallella-riscvLinks
RISC-V port to Parallella Board
☆13Updated 9 years ago
Alternatives and similar repositories for parallella-riscv
Users that are interested in parallella-riscv are comparing it to the libraries listed below
Sorting:
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆36Updated 10 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- RISC-V GPGPU☆35Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 8 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- Useful utilities for BAR projects☆32Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- BSC Development Workstation (BDW)☆32Updated 3 weeks ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago