x-epic / EpicFVLinks
☆20Updated 4 years ago
Alternatives and similar repositories for EpicFV
Users that are interested in EpicFV are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆14Updated 8 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated last week
- Intel Compiler for SystemC☆24Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- EDA wiki☆53Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- Provides a packaged collection of open source EDA tools☆12Updated 6 years ago
- ☆18Updated 5 years ago
- Wrapper for ETH Ariane Core☆21Updated 3 weeks ago
- Pulp virtual platform☆23Updated 2 months ago
- Useful utilities for BAR projects☆32Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- ☆12Updated 5 years ago
- BSC Development Workstation (BDW)☆30Updated 10 months ago
- Hardware Formal Verification☆15Updated 5 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated last month
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 weeks ago
- CMake based hardware build system☆31Updated last week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆14Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago