☆20Mar 1, 2021Updated 5 years ago
Alternatives and similar repositories for EpicFV
Users that are interested in EpicFV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆24Feb 11, 2021Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…☆14May 7, 2019Updated 6 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆22Jul 24, 2025Updated 8 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- ☆13Mar 18, 2026Updated last week
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 4 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- An implementation of a SAT solver using the CUDA library☆15Dec 23, 2017Updated 8 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- An example program calling a lisp function from c☆14Sep 16, 2014Updated 11 years ago
- CVA6 softcore contest☆22Mar 9, 2026Updated 2 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- ☆44Jan 26, 2020Updated 6 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago