x-epic / EpicFVLinks
☆20Updated 4 years ago
Alternatives and similar repositories for EpicFV
Users that are interested in EpicFV are comparing it to the libraries listed below
Sorting:
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- ☆14Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Useful utilities for BAR projects☆31Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- ☆33Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated 2 weeks ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- GUI for SymbiYosys☆15Updated last year
- The home of the Chisel3 website☆20Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆56Updated 2 years ago
- ☆36Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 2 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆11Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 2 weeks ago
- ☆18Updated 4 years ago
- Mirror of tachyon-da cvc Verilog simulator☆45Updated last year