x-epic / EpicFVLinks
☆20Updated 4 years ago
Alternatives and similar repositories for EpicFV
Users that are interested in EpicFV are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Updated 5 years ago
- Collection of test cases for Yosys☆17Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- Provides a packaged collection of open source EDA tools☆12Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Useful utilities for BAR projects☆32Updated last year
- RTLCheck☆22Updated 7 years ago
- BSC Development Workstation (BDW)☆31Updated 11 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆14Updated 8 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Wrapper for ETH Ariane Core☆21Updated last month
- Intel Compiler for SystemC☆25Updated 2 years ago
- ☆18Updated 5 years ago
- EDA wiki☆53Updated 2 years ago
- ☆12Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 6 months ago
- ☆56Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆18Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆22Updated 3 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Hardware Formal Verification☆16Updated 5 years ago