azonenberg / protohdlLinks
Streaming FPGA/ASIC code generator for Google Protocol Buffers.
☆17Updated 4 years ago
Alternatives and similar repositories for protohdl
Users that are interested in protohdl are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable JESD204B core☆44Updated last month
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- Small footprint and configurable SPI core☆42Updated this week
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆18Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last month
- ☆15Updated 9 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆30Updated 4 years ago
- ☆41Updated 5 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆52Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆66Updated 3 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆18Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Triple Modular Redundancy☆27Updated 5 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- openEMS High-level layer☆19Updated 3 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago