azonenberg / protohdlLinks
Streaming FPGA/ASIC code generator for Google Protocol Buffers.
☆17Updated 4 years ago
Alternatives and similar repositories for protohdl
Users that are interested in protohdl are comparing it to the libraries listed below
Sorting:
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- ☆42Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Small footprint and configurable JESD204B core☆49Updated 2 months ago
- Dockerized FPGA toolchain experiments☆29Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- ☆20Updated 3 years ago
- Small footprint and configurable SPI core☆46Updated last week
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Updated 4 years ago
- ☆18Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- general-cores☆21Updated 5 months ago
- Triple Modular Redundancy☆28Updated 6 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- An abstract language model of VHDL written in Python.☆59Updated last month
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆22Updated 4 years ago
- ☆16Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- ☆30Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 7 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆95Updated last week
- ☆44Updated 9 months ago