azonenberg / protohdl
Streaming FPGA/ASIC code generator for Google Protocol Buffers.
☆16Updated 3 years ago
Related projects: ⓘ
- Small footprint and configurable JESD204B core☆39Updated 3 months ago
- ☆40Updated 4 years ago
- ☆19Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆28Updated 2 years ago
- ☆14Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆57Updated last month
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- ☆29Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- ☆13Updated this week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆52Updated 2 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆39Updated 5 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆36Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆40Updated last week
- Small footprint and configurable SPI core☆38Updated this week
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆49Updated last year
- Triple Modular Redundancy☆23Updated 5 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆18Updated last year
- ☆12Updated last week
- Dockerized FPGA toolchain experiments☆27Updated 7 months ago
- Projects published on controlpaths.com and hackster.io☆38Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆53Updated this week
- Python script to transform a VCD file to wavedrom format☆68Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆19Updated 4 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated 11 months ago
- assorted library of utility cores for amaranth HDL☆77Updated this week