azonenberg / protohdlLinks
Streaming FPGA/ASIC code generator for Google Protocol Buffers.
☆17Updated 4 years ago
Alternatives and similar repositories for protohdl
Users that are interested in protohdl are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- ☆30Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- ☆15Updated 8 months ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- ☆41Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 8 months ago
- ☆17Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆44Updated 2 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- ☆20Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated this week
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆18Updated last month
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆19Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆65Updated 2 months ago
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆78Updated 5 months ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆36Updated 9 months ago