Streaming FPGA/ASIC code generator for Google Protocol Buffers.
☆19Jan 29, 2021Updated 5 years ago
Alternatives and similar repositories for protohdl
Users that are interested in protohdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Oct 8, 2026Updated 3 weeks ago
- An implementation of the CCSDS 123.0-B-1 standard for FPGA with parallel capabilities.☆12Jun 1, 2020Updated 6 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- ☆19Mar 25, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A simple makefile for C and C++ projects.☆11Mar 21, 2015Updated 11 years ago
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago
- Collection of assorted small cores☆13Oct 6, 2020Updated 6 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- Framework for in-VM test execution and monitoring, inspired by Sandsifter☆17Sep 7, 2026Updated last month
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Oct 8, 2026Updated 3 weeks ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- VHDL implementation of CCSDS123 compression standard☆13Mar 30, 2019Updated 7 years ago
- An abstract model of EDA tool projects.☆14Oct 18, 2026Updated last week
- FPGA environment as code!☆14Oct 14, 2026Updated 2 weeks ago
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Sep 25, 2026Updated last month
- ☆15Jun 27, 2014Updated 12 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- general-cores☆21Jul 16, 2025Updated last year
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- ESnet general-purpose FPGA design library.☆14Oct 21, 2026Updated last week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Elixir Logger Backend that writes to the Linux Ramoops driver☆11Oct 12, 2026Updated 2 weeks ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Oct 22, 2026Updated last week
- If you are working on an CadSoft EAGLE project with a team and you are tracking your progress with Git, this little programm can help you…☆10Jan 3, 2015Updated 11 years ago
- Generate sandbox buildable Nix expression from Mix lock file☆12Dec 19, 2025Updated 10 months ago
- EdmGen2☆12Oct 23, 2015Updated 11 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago