Streaming FPGA/ASIC code generator for Google Protocol Buffers.
☆19Jan 29, 2021Updated 5 years ago
Alternatives and similar repositories for protohdl
Users that are interested in protohdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆36Nov 29, 2024Updated last year
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A collection for GNU radio blocks to implemenet guitar effects☆11Sep 12, 2018Updated 7 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Apr 7, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆13Apr 12, 2023Updated 3 years ago
- ☆19Mar 25, 2023Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- All achivements of this project have been merged into https://github.com/zephyrproject-rtos/gsoc-2022-arduino-core. Please use them.☆19Nov 19, 2022Updated 3 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 8 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Production-grade low-latency FPGA trading system. Features custom VHDL 10GBASE-R PHY, hardware NASDAQ ITCH 5.0 order book, C++ DPDK/XDP k…☆55May 24, 2026Updated 2 weeks ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- ☆28Jun 3, 2026Updated last week
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 4 months ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- Generate sandbox buildable Nix expression from Mix lock file☆12Dec 19, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ESnet general-purpose FPGA design library.☆14May 14, 2026Updated 3 weeks ago
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆19Jun 13, 2025Updated 11 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 months ago
- Elixir Logger Backend that writes to the Linux Ramoops driver☆11Updated this week
- Go implementation of the Peer-to-Peer Streaming Peer Protocol (rfc7574)☆11Sep 24, 2017Updated 8 years ago
- MCP is a command-line tool and local UI for discovering, installing and managing Model Context Protocol servers.☆14Dec 28, 2024Updated last year
- ☆23Sep 14, 2020Updated 5 years ago
- OpenSSL is a robust, commercial-grade, and full-featured toolkit for the Transport Layer Security (TLS) and Secure Sockets Layer (SSL) pr…☆20Mar 25, 2021Updated 5 years ago
- ☆27May 20, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- An Erasure Code Library with Efficient Repair and Update Features☆11Jan 3, 2022Updated 4 years ago
- Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface☆12Jun 2, 2026Updated last week
- nftables firewall script☆13Sep 18, 2023Updated 2 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Mar 10, 2026Updated 3 months ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 2 years ago