Streaming FPGA/ASIC code generator for Google Protocol Buffers.
☆19Jan 29, 2021Updated 5 years ago
Alternatives and similar repositories for protohdl
Users that are interested in protohdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- A collection for GNU radio blocks to implemenet guitar effects☆11Sep 12, 2018Updated 7 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Jun 9, 2026Updated last month
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- ESnet general-purpose FPGA design library.☆14Jun 24, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jul 13, 2026Updated last week
- ☆26May 20, 2026Updated 2 months ago
- Simple Kubernetes client for Go☆11Feb 1, 2017Updated 9 years ago
- Go implementation of the Peer-to-Peer Streaming Peer Protocol (rfc7574)☆11Sep 24, 2017Updated 8 years ago
- MCP is a command-line tool and local UI for discovering, installing and managing Model Context Protocol servers.☆13Dec 28, 2024Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- An Erasure Code Library with Efficient Repair and Update Features☆11Jan 3, 2022Updated 4 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Jul 14, 2026Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- A C implementation of the minimal subset of Vanadium (vanadium.github.io) needed to send RPCs☆11May 5, 2016Updated 10 years ago
- Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface☆12Jul 13, 2026Updated last week
- Network Development Kit (NDK) for FPGA cards with example application☆96Jul 14, 2026Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- Ghost + Litestream for global sqlite blogging☆16Apr 3, 2022Updated 4 years ago
- Triple Modular Redundancy☆31Sep 4, 2019Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Jul 23, 2017Updated 8 years ago
- Migrated to Codeberg☆18Mar 20, 2022Updated 4 years ago
- C++/JUCE Audio Units Plugin for DAWs on MacOS. Generates real-time 3D Visualization of MIDI Data using OpenGL☆22Jun 25, 2021Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- A variation of gridfinity to allow half-unit in baseplate and bins in OpenSCAD☆13Jul 9, 2024Updated 2 years ago
- Generate bitstream from FPGA assembly.☆28Feb 23, 2026Updated 4 months ago
- A "walker" for Go AST☆23Mar 22, 2023Updated 3 years ago