azonenberg / protohdl
Streaming FPGA/ASIC code generator for Google Protocol Buffers.
☆16Updated 4 years ago
Alternatives and similar repositories for protohdl:
Users that are interested in protohdl are comparing it to the libraries listed below
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆16Updated 2 years ago
- ☆30Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- A padring generator for ASICs☆25Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- ☆20Updated 2 years ago
- ☆14Updated 6 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated last week
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- ☆41Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆87Updated 6 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆27Updated last year
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆48Updated last year
- Triple Modular Redundancy☆25Updated 5 years ago
- ☆33Updated last year
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- ☆36Updated 6 months ago
- ☆40Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 11 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago