Streaming FPGA/ASIC code generator for Google Protocol Buffers.
☆19Jan 29, 2021Updated 5 years ago
Alternatives and similar repositories for protohdl
Users that are interested in protohdl are comparing it to the libraries listed below
Sorting:
- NVMe-oF for Windows.☆14Feb 4, 2023Updated 3 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A collection for GNU radio blocks to implemenet guitar effects☆11Sep 12, 2018Updated 7 years ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆12Apr 12, 2023Updated 2 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- Automatically exported from code.google.com/p/gnsssdr☆16Mar 13, 2015Updated 11 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Mar 12, 2026Updated last week
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- high abstraction synthesis☆14Apr 8, 2024Updated last year
- Blank MXE APT to automate deploy☆18Mar 18, 2017Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- ☆23Mar 5, 2026Updated 2 weeks ago
- Bloat-free Immediate Mode Graphical User interface for C++ with minimal dependencies☆14Aug 29, 2017Updated 8 years ago
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆14Jun 13, 2025Updated 9 months ago
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- A Visual Studio extension☆13Aug 19, 2025Updated 7 months ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- Generate sandbox buildable Nix expression from Mix lock file☆12Dec 19, 2025Updated 3 months ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- Bootloader for atmel chips using HID Driver☆17Mar 1, 2014Updated 12 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 8 years ago
- Linux applications to manage, test and develop devices supporting DMTF Security Protocol and Data Model (SPDM)☆18Feb 6, 2026Updated last month
- Running Msys2 64 in Wine☆17May 14, 2018Updated 7 years ago
- Microsoft.Maker.Serial namespace provides an Arduino Stream compatible serial transport layer, using the technologies available via the U…☆12Mar 30, 2017Updated 8 years ago
- Go implementation of the Peer-to-Peer Streaming Peer Protocol (rfc7574)☆11Sep 24, 2017Updated 8 years ago
- MCP is a command-line tool and local UI for discovering, installing and managing Model Context Protocol servers.☆14Dec 28, 2024Updated last year
- ☆23Sep 14, 2020Updated 5 years ago
- ☆24May 8, 2025Updated 10 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- An Erasure Code Library with Efficient Repair and Update Features☆11Jan 3, 2022Updated 4 years ago
- Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface☆12Updated this week
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- GitHub Action equivalent to the Azure DevOps VS Test Task☆14Jan 29, 2024Updated 2 years ago