drom / icedrom
FPGA config visualized. demo:
☆19Updated 5 years ago
Alternatives and similar repositories for icedrom
Users that are interested in icedrom are comparing it to the libraries listed below
Sorting:
- Cross compile FPGA tools☆22Updated 4 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Yosys Plugins☆21Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Updated 9 months ago
- FPGA Portable Music Generator☆11Updated 6 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- ☆13Updated 5 years ago
- ☆10Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- Info and example projects for the SQRL Acorn FPGA board☆10Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- OpenFPGA☆33Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Updated 3 weeks ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago