apl-cornell / PDLLinks
A Hardware Pipeline Description Language
☆49Updated 6 months ago
Alternatives and similar repositories for PDL
Users that are interested in PDL are comparing it to the libraries listed below
Sorting:
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- ☆40Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆104Updated 3 years ago
- BTOR2 MLIR project☆26Updated 2 years ago
- ☆20Updated last year
- Time-sensitive affine types for predictable hardware generation☆148Updated 3 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆35Updated this week
- RTLCheck☆24Updated 7 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- ☆24Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆118Updated 2 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- Equivalence checking with Yosys☆57Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆160Updated this week
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- ☆19Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆120Updated 8 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated 2 years ago
- The OpenPiton Platform☆28Updated 2 years ago