A Hardware Pipeline Description Language
☆57Jul 12, 2025Updated 7 months ago
Alternatives and similar repositories for PDL
Users that are interested in PDL are comparing it to the libraries listed below
Sorting:
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- High level synthesis language for hardware design☆80Updated this week
- ☆22Updated this week
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- ☆20Jun 12, 2024Updated last year
- ☆40Sep 17, 2021Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆93Feb 17, 2026Updated 2 weeks ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆581Updated this week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- ☆17Mar 26, 2025Updated 11 months ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Jan 12, 2025Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Fearless hardware design☆197Aug 20, 2025Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- ☆17Oct 17, 2025Updated 4 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18May 12, 2022Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆23Feb 11, 2026Updated 2 weeks ago
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 2 months ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- ☆23Apr 28, 2023Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- ☆12May 20, 2021Updated 4 years ago