apl-cornell / PDLLinks
A Hardware Pipeline Description Language
☆48Updated 3 months ago
Alternatives and similar repositories for PDL
Users that are interested in PDL are comparing it to the libraries listed below
Sorting:
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated 2 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- ☆19Updated last year
- ☆104Updated 3 years ago
- ☆40Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- ILA Model Database☆23Updated 5 years ago
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- BTOR2 MLIR project☆26Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated this week
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- ☆19Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Verilog AST☆21Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 2 weeks ago
- Chisel library for Unum Type-III Posit Arithmetic☆44Updated 6 months ago
- RTLCheck☆22Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last week
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago