apl-cornell / PDLLinks
A Hardware Pipeline Description Language
☆49Updated 4 months ago
Alternatives and similar repositories for PDL
Users that are interested in PDL are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆52Updated last month
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ☆104Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆91Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆31Updated 9 months ago
- BTOR2 MLIR project☆26Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ☆19Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Equivalence checking with Yosys☆51Updated last month
- ☆20Updated last year
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆146Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- ☆40Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 7 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last month
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆143Updated this week
- A Modeling and Verification Platform for SoCs using ILAs☆80Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆15Updated 5 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated last month
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Updated 2 months ago