A Hardware Pipeline Description Language
☆60Jul 12, 2025Updated last year
Alternatives and similar repositories for PDL
Users that are interested in PDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆32Aug 5, 2026Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 7 months ago
- ☆40Sep 17, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆612Aug 19, 2026Updated last week
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆59Jan 23, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Fearless hardware design☆209Jul 23, 2026Updated last month
- High level synthesis language for hardware design☆106Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Oct 25, 2022Updated 3 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆20Nov 20, 2025Updated 9 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A scalable High-Level Synthesis framework on MLIR☆301May 15, 2024Updated 2 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆19Jan 12, 2025Updated last year
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A core language for rule-based hardware design 🦑☆184Dec 10, 2025Updated 8 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆225Aug 31, 2020Updated 6 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆52Jan 16, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆143Aug 23, 2026Updated last week
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆24Oct 31, 2024Updated last year
- ☆17Nov 11, 2021Updated 4 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆99Jan 29, 2026Updated 7 months ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 8 months ago