apl-cornell / PDLLinks
A Hardware Pipeline Description Language
☆45Updated last year
Alternatives and similar repositories for PDL
Users that are interested in PDL are comparing it to the libraries listed below
Sorting:
- ☆103Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆29Updated 5 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 5 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- ILA Model Database☆23Updated 4 years ago
- high-performance RTL simulator☆166Updated last year
- Equivalence checking with Yosys☆45Updated this week
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 3 months ago
- 21st century electronic design automation tools, written in Rust.☆30Updated this week
- Next generation CGRA generator☆112Updated last week
- BTOR2 MLIR project☆26Updated last year
- ☆19Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- ☆18Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆121Updated this week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆83Updated last month
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Verilog AST☆21Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated last month