apl-cornell / PDLLinks
A Hardware Pipeline Description Language
☆45Updated last month
Alternatives and similar repositories for PDL
Users that are interested in PDL are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆103Updated 3 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- ☆18Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- ILA Model Database☆23Updated 4 years ago
- high-performance RTL simulator☆173Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated this week
- The OpenPiton Platform☆29Updated 2 years ago
- ☆40Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated this week
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- ☆44Updated 7 months ago
- ☆19Updated last year
- ☆17Updated 2 months ago
- Equivalence checking with Yosys☆45Updated 2 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 2 months ago
- DASS HLS Compiler☆29Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆104Updated 3 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆125Updated this week
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- CGRA framework with vectorization support.☆34Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year