A Hardware Pipeline Description Language
☆60Jul 12, 2025Updated last year
Alternatives and similar repositories for PDL
Users that are interested in PDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- ☆14May 7, 2026Updated 5 months ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 9 months ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆99Sep 8, 2026Updated last month
- High level synthesis language for hardware design☆106Updated this week
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆60Jan 23, 2025Updated last year
- Fearless hardware design☆215Jul 23, 2026Updated 3 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆616Updated this week
- ☆39Sep 17, 2021Updated 5 years ago
- ☆16Oct 25, 2022Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- Repo for Performance Interfaces for Hardware Accelerators.☆21Aug 19, 2025Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆17Mar 26, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- ☆52Jan 16, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆101Jan 29, 2026Updated 9 months ago
- ☆21Jun 12, 2024Updated 2 years ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆118Sep 9, 2023Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- ☆30Oct 16, 2022Updated 4 years ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆76May 30, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆173Sep 17, 2026Updated last month
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆22Nov 20, 2025Updated 11 months ago
- An FPGA accelerator for the Auction algorithm used for data association in multiple object target tracking☆10Mar 27, 2023Updated 3 years ago
- A DSL for Systolic Arrays☆86Dec 14, 2018Updated 7 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago