A Hardware Pipeline Description Language
☆59Jul 12, 2025Updated last year
Alternatives and similar repositories for PDL
Users that are interested in PDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆29Jun 17, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 6 months ago
- ☆40Sep 17, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆607Updated this week
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆58Jan 23, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Fearless hardware design☆205Aug 20, 2025Updated 11 months ago
- High level synthesis language for hardware design☆100Jun 10, 2026Updated last month
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆16Oct 25, 2022Updated 3 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆20Nov 20, 2025Updated 8 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A scalable High-Level Synthesis framework on MLIR☆298May 15, 2024Updated 2 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A core language for rule-based hardware design 🦑☆179Dec 10, 2025Updated 7 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆136Updated this week
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆223Aug 31, 2020Updated 5 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆53Jan 16, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆17Nov 11, 2021Updated 4 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 7 months ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- An extensible compiler for cryptography.☆24Sep 11, 2025Updated 10 months ago