efarres / KiCad-HDL
Tools to convert Kicad intermediate netlist to HDL block diagram netlist
☆12Updated 8 years ago
Alternatives and similar repositories for KiCad-HDL:
Users that are interested in KiCad-HDL are comparing it to the libraries listed below
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 3 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Digital Circuit rendering engine☆37Updated last year
- XC2064 bitstream documentation☆16Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 9 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated 3 weeks ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last week
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- ☆43Updated 10 months ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- I want to learn [n]Migen.☆40Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Yosys Plugins☆21Updated 5 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- UPduino☆26Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago