gatecat / subprimeLinks
☆16Updated 4 years ago
Alternatives and similar repositories for subprime
Users that are interested in subprime are comparing it to the libraries listed below
Sorting:
- Sticky sticky PCI☆10Updated 6 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 4 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last month
- Kicad Library to pretify your schematic with pride flags.☆15Updated 2 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆29Updated 11 months ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated last month
- HDL development environment on Nix.☆26Updated 11 months ago
- converts catgirls to gds files☆15Updated 4 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- Unofficial Yosys WebAssembly packages☆72Updated last week
- RFCs for changes to the Amaranth language and standard components☆18Updated 2 months ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- An FPGA reverse engineering and documentation project☆58Updated last week
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Sled System Emulator☆28Updated 5 months ago
- A central place to organize and publish all of my hobbyist electronics knowledge and projects.☆32Updated 8 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- Microphotography viewer based on Leaflet.js☆43Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Project Trellis database☆13Updated 2 weeks ago
- ☆14Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- A Python-based HDL and framework for silicon-based witchcraft☆26Updated 2 weeks ago
- memory-mapped registers for x86_64 systems☆35Updated 4 years ago
- Unofficial clang WebAssembly packages☆17Updated 2 weeks ago