Alternatives and similar repositories for subprime

Users that are interested in subprime are comparing it to the libraries listed below

• the-eater / moth
  Sticky sticky PCI
  ☆10Updated 7 years ago
• bad-alloc-heavy-industries / Trawler
  Bulk scrape and download datasheets from various vendors (insult)
  ☆14Updated 4 years ago
• hamsternz / lfsr_scramblers
  Experiments with self-synchronizing LFSR scramblers
  ☆15Updated 5 years ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆29Updated this week
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆42Updated 3 years ago
• sad-electronics / kicad-pride-flags-lbr
  Kicad Library to pretify your schematic with pride flags.
  ☆16Updated 3 years ago
• lethalbit / discretize
  A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
  ☆13Updated 2 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆31Updated last year
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated last month
• amaranth-lang / playground
  Playground for experimenting with and sharing short Amaranth programs on the web
  ☆20Updated 3 months ago
• charlottia / hdx
  HDL development environment on Nix.
  ☆26Updated last year
• the6p4c / catgirltogds
  converts catgirls to gds files
  ☆15Updated 4 years ago
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆64Updated this week
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated last year
• mattvenn / vga_clock_pcb
  Open source hardware down to the chip level!
  ☆30Updated 4 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 4 years ago
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆14Updated 4 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆75Updated last week
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆48Updated 2 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated 2 years ago
• philtomson / RHDL
  Ruby Hardware Description Language
  ☆15Updated 12 years ago
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆14Updated 5 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• awygle / waggle
  Rust proof-of-concept for GPU waveform rendering
  ☆13Updated 5 years ago
• shrine-maiden-heavy-industries / torii-hdl
  A Python-based HDL and framework for silicon-based witchcraft
  ☆30Updated last week
• eschkufz / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆23Updated 5 years ago
• iximeow / regmap
  memory-mapped registers for x86_64 systems
  ☆35Updated 4 years ago