MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
☆12Dec 27, 2022Updated 3 years ago
Alternatives and similar repositories for hdl-secded-producer
Users that are interested in hdl-secded-producer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- datasheet generator☆31Sep 10, 2026Updated 2 months ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- ☆15Sep 30, 2026Updated last month
- ☆20Dec 15, 2022Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Verilog based simulation modell for 7 Series PLL☆18May 4, 2020Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated 2 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- (ALPHA) Persistent, memory-mapped Common Lisp object store☆14Oct 26, 2020Updated 6 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆20Dec 8, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3☆19Oct 14, 2018Updated 8 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 8 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- A quilt implementation in python☆11Mar 28, 2019Updated 7 years ago
- Bridge messages between WeChat and Telegram. maximized customization.☆13Sep 16, 2026Updated last month
- Security-oriented fork of google-authenticator-libpam☆11Sep 9, 2018Updated 8 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- ☆13Feb 28, 2023Updated 3 years ago
- ☆10Sep 8, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Crypto algorithms for use in Canokeys☆14Oct 19, 2026Updated 3 weeks ago
- ☆13Updated this week
- A Linux Kernel that can be booted on GoPro Hero4 (Silver) cameras, with framebuffer support.☆10May 18, 2016Updated 10 years ago
- An OpenSource Boundary Scan Test System (JTAG / IEEE1149.x)☆35May 5, 2025Updated last year
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
Are these results useful?