MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
☆12Dec 27, 2022Updated 3 years ago
Alternatives and similar repositories for hdl-secded-producer
Users that are interested in hdl-secded-producer are comparing it to the libraries listed below
Sorting:
- ☆15Dec 9, 2025Updated 3 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- An OpenSource Boundary Scan Test System (JTAG / IEEE1149.x)☆34May 5, 2025Updated 10 months ago
- Software for Processing Audio☆33Aug 2, 2019Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- RV64GC Linux Capable RISC-V Core☆54Oct 20, 2025Updated 4 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 3 weeks ago
- A Python wrapper for the amazing EDHRec.com site☆14Feb 3, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- ESPTool for Node.js, based on esptool.py☆10Aug 12, 2015Updated 10 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- A simplified implementation inspired by Cline☆10Mar 11, 2025Updated 11 months ago
- ☆13Feb 28, 2023Updated 3 years ago
- vim-bootstrap plugin to upgrade☆14Nov 7, 2021Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- This is a demonstration of k-means algorithm on customer data of a mall (also known as customer segmentation).☆14Feb 19, 2021Updated 5 years ago
- Model summary of keras pre-trained neural networks.☆12Aug 1, 2019Updated 6 years ago
- Quickly insert image in neovim☆10May 11, 2024Updated last year
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated 2 weeks ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- A simple python app that generates a properly filled journal based on the user's trading info.☆18Apr 19, 2025Updated 10 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- Datasette plugin providing a UI for executing SQL writes against the database☆12Nov 11, 2025Updated 4 months ago
- Official Code Implementation for the CCS 2022 Paper "On the Privacy Risks of Cell-Based NAS Architectures"☆11Nov 21, 2022Updated 3 years ago