MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
☆12Dec 27, 2022Updated 3 years ago
Alternatives and similar repositories for hdl-secded-producer
Users that are interested in hdl-secded-producer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- datasheet generator☆31Sep 10, 2026Updated last month
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- ☆15Sep 30, 2026Updated 2 weeks ago
- Verilog based simulation modell for 7 Series PLL☆18May 4, 2020Updated 6 years ago
- ☆20Dec 15, 2022Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated 2 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3☆19Oct 14, 2018Updated 8 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆20Dec 8, 2017Updated 8 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- 在线图书借阅系统 - 2017 THU OOP课大作业☆14Jul 1, 2018Updated 8 years ago
- An OpenSource Boundary Scan Test System (JTAG / IEEE1149.x)☆35May 5, 2025Updated last year
- QColorscheme☆12Aug 9, 2012Updated 14 years ago
- ☆13Feb 28, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- Lua Binding for libpcap☆12Sep 11, 2020Updated 6 years ago
- A technical guide for pairing CJK and Latin fonts☆14Oct 5, 2021Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 3 months ago
- 老面 (sourdough, lit. "old dough") is used as the starter for fermenting dough. This repository contains my digital 老面.☆12Sep 23, 2025Updated last year
- (ALPHA) Persistent, memory-mapped Common Lisp object store☆14Oct 26, 2020Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago