MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
☆12Dec 27, 2022Updated 3 years ago
Alternatives and similar repositories for hdl-secded-producer
Users that are interested in hdl-secded-producer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 3 weeks ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- ☆15Dec 9, 2025Updated 7 months ago
- ☆20Dec 15, 2022Updated 3 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- An OpenSource Boundary Scan Test System (JTAG / IEEE1149.x)☆35May 5, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Aliyun Oss sync☆12Dec 8, 2013Updated 12 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A Linux Kernel that can be booted on GoPro Hero4 (Silver) cameras, with framebuffer support.☆10May 18, 2016Updated 10 years ago
- ☆13Feb 28, 2023Updated 3 years ago
- 在线图书借阅系统 - 2017 THU OOP课大作业☆14Jul 1, 2018Updated 8 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- A technical guide for pairing CJK and Latin fonts☆13Oct 5, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- A simplified implementation inspired by Cline☆10Mar 11, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆136Jun 15, 2026Updated 3 weeks ago
- Software for Processing Audio☆34Aug 2, 2019Updated 6 years ago
- RV64GC Linux Capable RISC-V Core☆66Oct 20, 2025Updated 8 months ago
- ☆15Updated this week
- GStreamer en- and decoder elements implementing FECFRAME-compatible forward error correction☆13Aug 4, 2015Updated 10 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last week
- Open Source implementation of Audio Processing Technology codec (aptX)☆12May 20, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Anita - An Web Editor for AsciiDoc with live preview☆15Jun 30, 2026Updated last week
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Apple's Hello Triangle project, an introduction to Metal on iOS, ported to Swift 4☆19Nov 7, 2018Updated 7 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- A Mill plugin that generates and SCIP index for your build.☆11Aug 26, 2025Updated 10 months ago