iDoka / hdl-secded-producerView external linksLinks
MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
☆12Dec 27, 2022Updated 3 years ago
Alternatives and similar repositories for hdl-secded-producer
Users that are interested in hdl-secded-producer are comparing it to the libraries listed below
Sorting:
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- An OpenSource Boundary Scan Test System (JTAG / IEEE1149.x)☆34May 5, 2025Updated 9 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Software for Processing Audio☆33Aug 2, 2019Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- RV64GC Linux Capable RISC-V Core☆52Oct 20, 2025Updated 3 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆107Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- ESPTool for Node.js, based on esptool.py☆10Aug 12, 2015Updated 10 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 7 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- Datasette plugin for working with Apple's binary plist format☆14Feb 17, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- 《人工智能法规、伦理与社会影响》书稿☆13Aug 28, 2021Updated 4 years ago
- Code for "Training Adversarially Robust Sparse Networks via Bayesian Connectivity Sampling" [ICML 2021]☆10Mar 14, 2022Updated 3 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- Python CLI app to keep track of habits and make progress on New Year's resolutions☆10Jan 1, 2025Updated last year
- ☆13May 10, 2025Updated 9 months ago
- This is a demonstration of k-means algorithm on customer data of a mall (also known as customer segmentation).☆14Feb 19, 2021Updated 4 years ago
- Upload SQLite database files to Datasette☆14Nov 10, 2025Updated 3 months ago
- Official Code Implementation for the CCS 2022 Paper "On the Privacy Risks of Cell-Based NAS Architectures"☆11Nov 21, 2022Updated 3 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Quickly insert image in neovim☆10May 11, 2024Updated last year
- A collection of scripts and tools for analyzing SWE agents.☆15May 7, 2025Updated 9 months ago