iDoka / hdl-secded-producerLinks
MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
☆11Updated 2 years ago
Alternatives and similar repositories for hdl-secded-producer
Users that are interested in hdl-secded-producer are comparing it to the libraries listed below
Sorting:
- ☆15Updated 2 months ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- ☆13Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- BSC Development Workstation (BDW)☆32Updated 11 months ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 6 months ago
- Intel Compiler for SystemC☆25Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Verilog based simulation modell for 7 Series PLL☆17Updated 5 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated last month
- ☆18Updated 3 weeks ago
- The working draft to split rocket core out from rocket chip☆14Updated last year
- ☆12Updated 4 years ago
- ☆20Updated 2 years ago
- ☆18Updated 3 years ago
- ☆20Updated 5 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆33Updated 7 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Equivalence checking with Yosys☆49Updated 2 weeks ago