scale-lab / la-coreLinks
Linear algebra accelerators for RISC-V (published in ICCD 17)
☆66Updated 8 years ago
Alternatives and similar repositories for la-core
Users that are interested in la-core are comparing it to the libraries listed below
Sorting:
- The Shang high-level synthesis framework☆120Updated 11 years ago
- ☆88Updated 3 years ago
- Next generation CGRA generator☆118Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- ☆15Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- ☆82Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆90Updated this week
- Falcon Merlin Compiler☆41Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆74Updated last year
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- ☆68Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- A home for Genesis2 sources.☆44Updated 7 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago