Linear algebra accelerators for RISC-V (published in ICCD 17)
☆66Oct 5, 2017Updated 8 years ago
Alternatives and similar repositories for la-core
Users that are interested in la-core are comparing it to the libraries listed below
Sorting:
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- C++ Header-Only Library for High-Performance Tensor-Vector Multiplication☆23Nov 2, 2025Updated 3 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Jun 27, 2025Updated 8 months ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Jan 16, 2022Updated 4 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆185Jan 17, 2024Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆14Sep 20, 2017Updated 8 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- ☆19Oct 28, 2024Updated last year