scale-lab / la-coreLinks
Linear algebra accelerators for RISC-V (published in ICCD 17)
☆67Updated 8 years ago
Alternatives and similar repositories for la-core
Users that are interested in la-core are comparing it to the libraries listed below
Sorting:
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Next generation CGRA generator☆118Updated last week
- ☆88Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆170Updated last week
- The Task Parallel System Composer (TaPaSCo)☆115Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- ☆67Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Universal number Posit HDL Arithmetic Architecture generator☆68Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆15Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- ☆87Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Public release☆58Updated 6 years ago