scale-lab / la-core
Linear algebra accelerators for RISC-V (published in ICCD 17)
☆66Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for la-core
- Next generation CGRA generator☆106Updated this week
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- ☆84Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- ☆87Updated 8 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- educational microarchitectures for risc-v isa☆65Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆118Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆145Updated last week
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 9 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- ☆51Updated this week
- Floating point modules for CHISEL☆28Updated 10 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated last month
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 2 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Public release☆46Updated 5 years ago
- A home for Genesis2 sources.☆38Updated 3 years ago
- ☆66Updated last year