scale-lab / la-coreLinks
Linear algebra accelerators for RISC-V (published in ICCD 17)
☆66Updated 7 years ago
Alternatives and similar repositories for la-core
Users that are interested in la-core are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆111Updated last week
- The Shang high-level synthesis framework☆119Updated 11 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆87Updated 2 years ago
- ☆59Updated last week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- ☆15Updated 4 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- ☆86Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆81Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- PACoGen: Posit Arithmetic Core Generator☆70Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 5 years ago