OpenCAPI / omi_device_iceLinks
An example OMI Device FPGA with 2 DDR4 memory ports
☆18Updated 2 years ago
Alternatives and similar repositories for omi_device_ice
Users that are interested in omi_device_ice are comparing it to the libraries listed below
Sorting:
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A bit-serial CPU☆19Updated 6 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago
- ☆18Updated 5 years ago
- IP submodules, formatted for easier CI integration☆30Updated last month
- PicoRV☆43Updated 5 years ago
- ☆32Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Icarus SIMBUS☆20Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Open Source AES☆31Updated 2 weeks ago
- Project Trellis database☆13Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- ☆10Updated 5 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- Free open source EDA tools☆66Updated 6 years ago
- Waveform Generator☆11Updated 3 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆16Updated 3 years ago
- PCIe analyzer experiments☆62Updated 5 years ago
- ☆23Updated 5 months ago
- USB virtual model in C++ for Verilog☆32Updated last year