OpenCAPI / omi_device_iceLinks
An example OMI Device FPGA with 2 DDR4 memory ports
☆16Updated 2 years ago
Alternatives and similar repositories for omi_device_ice
Users that are interested in omi_device_ice are comparing it to the libraries listed below
Sorting:
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- PCIe analyzer experiments☆57Updated 5 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- IP submodules, formatted for easier CI integration☆30Updated last week
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- ☆10Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Icarus SIMBUS☆19Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago
- ☆33Updated 2 years ago
- Waveform Generator☆11Updated 3 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- An FPGA reverse engineering and documentation project☆49Updated last week
- Library of FPGA architectures☆24Updated last month
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆14Updated 3 years ago
- Open Source AES☆31Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- ☆18Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago