OpenCAPI / omi_device_iceLinks
An example OMI Device FPGA with 2 DDR4 memory ports
☆16Updated 2 years ago
Alternatives and similar repositories for omi_device_ice
Users that are interested in omi_device_ice are comparing it to the libraries listed below
Sorting:
- USB 1.1 Device IP Core☆21Updated 7 years ago
- A bit-serial CPU☆18Updated 5 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- ☆10Updated 5 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Project Trellis database☆13Updated last year
- Library of FPGA architectures☆21Updated 2 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated this week
- Experiments with Yosys cxxrtl backend☆48Updated 4 months ago
- ☆18Updated 4 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- ☆33Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆27Updated 3 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago