An example OMI Device FPGA with 2 DDR4 memory ports
☆20Jan 5, 2023Updated 3 years ago
Alternatives and similar repositories for omi_device_ice
Users that are interested in omi_device_ice are comparing it to the libraries listed below
Sorting:
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- 360nosc0pe Yocto build environment☆12Aug 27, 2018Updated 7 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Updated this week
- PowerPC FSI Debugger☆18Oct 16, 2025Updated 4 months ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 4 months ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- StarFive OpenEmbedded Layer☆16Mar 13, 2025Updated 11 months ago
- QuSoC demo projects and template☆24Jun 2, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧☆43Feb 12, 2026Updated 2 weeks ago
- ☆30Aug 19, 2019Updated 6 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Sep 2, 2023Updated 2 years ago
- POWER NX zlib compliant library☆22Jul 3, 2025Updated 7 months ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- Craziness.☆29Feb 10, 2025Updated last year
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- Imported from svn://scm.gforge.inria.fr/svnroot/ecm/☆31Updated this week