OpenCAPI/omi_device_ice external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

OpenCAPI/omi_device_ice

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/OpenCAPI/omi_device_ice)

Close

OpenCAPI / omi_device_iceView on GitHubMore

• External links
• Readme badge

An example OMI Device FPGA with 2 DDR4 memory ports

☆20Jan 5, 2023Updated 3 years ago

Alternatives and similar repositories for omi_device_ice

Users that are interested in omi_device_ice are comparing it to the libraries listed below

• tenstorrent / tt-bh-linux

  View on GitHub
  Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧
  ☆45Mar 11, 2026Updated last week
• 360nosc0pe / yocto

  View on GitHub
  360nosc0pe Yocto build environment
  ☆12Aug 27, 2018Updated 7 years ago
• open-power / pdbg

  View on GitHub
  PowerPC FSI Debugger
  ☆18Oct 16, 2025Updated 5 months ago
• tenstorrent / cosim-arch-checker

  View on GitHub
  Framework to perform DUT vs ISS (Whisper) lockstep architectural checks
  ☆24Oct 15, 2025Updated 5 months ago
• libresilicon / coriolis

  View on GitHub
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15May 21, 2018Updated 7 years ago
• ibm-openbmc / pldm

  View on GitHub
  ☆15Mar 11, 2026Updated last week
• waviousllc / wav-slink-hw

  View on GitHub
  An Open Source Link Protocol and Controller
  ☆29Jul 26, 2021Updated 4 years ago
• thoughtpolice / yosys-bluespec

  View on GitHub
  Yosys plugin for synthesis of Bluespec code
  ☆15Sep 8, 2021Updated 4 years ago
• libresilicon / qtflow

  View on GitHub
  Free open source EDA tools
  ☆66Oct 1, 2019Updated 6 years ago
• emeb / up5k_riscv

  View on GitHub
  There are many RISC V projects on iCE40. This one is mine.
  ☆15Jun 25, 2020Updated 5 years ago
• enjoy-digital / litex_vexriscv_smp_test

  View on GitHub
  VexRiscv-SMP integration test with LiteX.
  ☆25Nov 16, 2020Updated 5 years ago
• StanfordAHA / CGRAFlow

  View on GitHub
  Integration test for entire CGRA flow
  ☆12Jan 17, 2020Updated 6 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• OpenCAPI / OpenCAPI3.0_Client_RefDesign

  View on GitHub
  An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development
  ☆16Nov 7, 2022Updated 3 years ago
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Feb 22, 2026Updated 3 weeks ago
• wnew / hdl_library

  View on GitHub
  A library of verilog and vhdl modules
  ☆15Nov 13, 2018Updated 7 years ago
• xobs / coriolis

  View on GitHub
  An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
  ☆10Aug 31, 2018Updated 7 years ago
• microsoft / Elastic-Silicon-Interconnect

  View on GitHub
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆35Sep 30, 2020Updated 5 years ago
• tongchen126 / fpga_pcie_ethernet

  View on GitHub
  ☆17Apr 7, 2022Updated 3 years ago
• Kuree / cgra_pnr

  View on GitHub
  Fast PnR toolchain for CGRA
  ☆18Jul 26, 2024Updated last year
• jevinskie / liteluna

  View on GitHub
  LiteX LUNA USB stack integration
  ☆14Jun 12, 2022Updated 3 years ago
• WitchesTown / InstanceInternals

  View on GitHub
  Witches Town extended extended informations
  ☆12Apr 1, 2018Updated 7 years ago
• m-labs / nmigen-stdio

  View on GitHub
  Industry standard I/O for nMigen
  ☆12Apr 23, 2020Updated 5 years ago
• The-OpenROAD-Project-Attic / Resizer

  View on GitHub
  ☆15Oct 24, 2019Updated 6 years ago
• StanfordVLSI / DaVE

  View on GitHub
  tools regarding on analog modeling, validation, and generation
  ☆22Apr 11, 2023Updated 2 years ago
• kazkojima / lunauac2-pdm

  View on GitHub
  A LiteX module implementing a USB UAC2 module with simple PDM in/out
  ☆16Feb 16, 2022Updated 4 years ago
• antmicro / embench-tester

  View on GitHub
  ☆15Oct 2, 2023Updated 2 years ago
• B0WEN-HU / gr-verilog

  View on GitHub
  This is an OOT module for GNU Radio integrating verilog simulation feature
  ☆38Sep 23, 2019Updated 6 years ago
• iamshuvra / A-Deep-Learning-Framework-to-Reconstruct-Face-under-Mask

  View on GitHub
  ☆13May 28, 2022Updated 3 years ago
• mschlaegl / pylibfst

  View on GitHub
  Handle Fast Signal Traces (fst) in Python
  ☆14Jun 11, 2025Updated 9 months ago
• hotwolf / WbXbc

  View on GitHub
  HDL components to build a customized Wishbone crossbar switch
  ☆14May 30, 2019Updated 6 years ago
• leviathanch / libresiliconprocess

  View on GitHub
  ☆30Aug 19, 2019Updated 6 years ago
• CedarEDA / CedarSim.jl

  View on GitHub
  Analog Circuit Simulator
  ☆26Sep 6, 2024Updated last year
• antonblanchard / chiselwatt

  View on GitHub
  A tiny POWER Open ISA soft processor written in Chisel
  ☆114Feb 13, 2023Updated 3 years ago
• kactus2 / ipxactexamplelib

  View on GitHub
  Contains examples to start with Kactus2.
  ☆23Aug 5, 2024Updated last year
• kbeckmann / ECPKart64

  View on GitHub
  ☆16Apr 21, 2022Updated 3 years ago
• YOU54F / PoloG40Digifant

  View on GitHub
  Binary Decompilation of the Polo G40 Digifant-1 Controller
  ☆11Oct 21, 2018Updated 7 years ago
• The-OpenROAD-Project / TritonSizer

  View on GitHub
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Mar 5, 2019Updated 7 years ago
• gregdavill / DiVA-firmware

  View on GitHub
  Firmware and Gateware for the DiVA platform.
  ☆14Sep 8, 2025Updated 6 months ago