An example OMI Device FPGA with 2 DDR4 memory ports
☆20Jan 5, 2023Updated 3 years ago
Alternatives and similar repositories for omi_device_ice
Users that are interested in omi_device_ice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 10-stage out-of-order RV64IMAFDC CPU☆11Updated this week
- QuSoC demo projects and template☆24Mar 4, 2026Updated 7 months ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- ☆17Apr 13, 2018Updated 8 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The PE for the second generation CGRA (garnet).☆18Updated this week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Ultimate ECP5 development board☆123Jul 4, 2019Updated 7 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago