lachlansneff / ligeia

Related projects: ⓘ

• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆111Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆40Updated 6 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆41Updated 6 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆75Updated 2 weeks ago
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆130Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆21Updated last year
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 11 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated 8 months ago
• olofk / corescore
  CoreScore
  ☆135Updated last week
• pieter3d / simview
  ☆76Updated 6 months ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆105Updated last month
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆49Updated 2 weeks ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆49Updated 9 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 2 years ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆31Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• ECP5-PCIe / ECP5-PCIe
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆92Updated last year
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆69Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆27Updated last month
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 3 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆36Updated 10 months ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆34Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆46Updated 8 months ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆57Updated 3 weeks ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆107Updated last week
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated 11 months ago