A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
☆19Jul 7, 2022Updated 4 years ago
Alternatives and similar repositories for ligeia
Users that are interested in ligeia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 9 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated 2 years ago
- Experiments with self-synchronizing LFSR scramblers☆17Oct 11, 2020Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- Hot Reconfiguration Technology demo☆43Aug 23, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Oct 22, 2026Updated 2 weeks ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- ☆16Jun 13, 2021Updated 5 years ago
- ☆16Jan 25, 2026Updated 9 months ago
- memory-mapped registers for x86_64 systems☆37May 18, 2021Updated 5 years ago
- The Critical Path - a rambly FPGA blog☆52Sep 4, 2020Updated 6 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 5 years ago
- Board definitions for Amaranth HDL☆131Aug 13, 2026Updated 2 months ago
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Yet Another Debug Transport☆31Jul 4, 2026Updated 4 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated this week
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Verilator Porcelain☆48Nov 7, 2023Updated 2 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆51Dec 30, 2024Updated last year