lachlansneff / ligeiaLinks
A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
☆19Updated 3 years ago
Alternatives and similar repositories for ligeia
Users that are interested in ligeia are comparing it to the libraries listed below
Sorting:
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- End-to-end synthesis and P&R toolchain☆86Updated 2 weeks ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- PicoRV☆44Updated 5 years ago
- A simple digital waveform viewer with vi-like key bindings.☆138Updated 4 months ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- Verilator Porcelain☆48Updated last year
- RISC-V out-of-order core for education and research purposes☆59Updated last month
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 7 months ago
- CoreScore☆159Updated 6 months ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- Board definitions for Amaranth HDL☆117Updated 4 months ago
- Industry standard I/O for Amaranth HDL☆29Updated 9 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- chipy hdl☆17Updated 7 years ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- A Rust embedded HAL crate for LiteX cores☆31Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆76Updated 2 weeks ago
- ☆79Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Hardware generator debugger☆74Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 9 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago