lachlansneff / ligeiaLinks
A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
☆19Updated 3 years ago
Alternatives and similar repositories for ligeia
Users that are interested in ligeia are comparing it to the libraries listed below
Sorting:
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- End-to-end synthesis and P&R toolchain☆89Updated last month
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 7 months ago
- PicoRV☆43Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- CoreScore☆164Updated 2 months ago
- Verilator Porcelain☆49Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- Board definitions for Amaranth HDL☆120Updated last month
- A Rust embedded HAL crate for LiteX cores☆31Updated last week
- Industry standard I/O for Amaranth HDL☆30Updated last year
- chipy hdl☆17Updated 7 years ago
- RISC-V out-of-order core for education and research purposes☆65Updated 3 weeks ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆96Updated last month
- ☆85Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- The Critical Path - a rambly FPGA blog☆50Updated 5 years ago
- ☆23Updated 5 months ago
- mantle library☆44Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- VHDL Language Support for VSCode☆68Updated 6 months ago