lachlansneff / ligeiaView external linksLinks
A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
☆19Jul 7, 2022Updated 3 years ago
Alternatives and similar repositories for ligeia
Users that are interested in ligeia are comparing it to the libraries listed below
Sorting:
- A simple digital waveform viewer with vi-like key bindings.☆143Mar 7, 2025Updated 11 months ago
- Experiments with self-synchronizing LFSR scramblers☆15Oct 11, 2020Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- Documenting Lattice's 28nm FPGA parts☆148Jan 26, 2026Updated 2 weeks ago
- ☆16Jun 13, 2021Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- ☆16Jan 25, 2026Updated 3 weeks ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- memory-mapped registers for x86_64 systems☆35May 18, 2021Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated 2 weeks ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 7 months ago
- The Critical Path - a rambly FPGA blog☆51Sep 4, 2020Updated 5 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 8 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated 11 months ago
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- IA-64 emulator☆15Aug 13, 2021Updated 4 years ago
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Apr 27, 2020Updated 5 years ago
- End-to-end synthesis and P&R toolchain☆94Dec 2, 2025Updated 2 months ago
- sample VCD files☆42Updated this week
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last week
- PCIe analyzer experiments☆65May 21, 2020Updated 5 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago