Alternatives and similar repositories for ligeia:

Users that are interested in ligeia are comparing it to the libraries listed below

• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 5 months ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆78Updated this week
• pieter3d / simview
  ☆77Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆111Updated last week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆79Updated 5 months ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 3 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆39Updated 2 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆80Updated last week
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆89Updated 4 months ago
• olofk / corescore
  CoreScore
  ☆144Updated last month
• sparrowgrine / prjtritium
  ☆22Updated 3 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆43Updated 2 months ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆137Updated 2 weeks ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆45Updated 8 months ago
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 2 months ago
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆128Updated last month
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 5 years ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆62Updated last week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆43Updated 6 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆52Updated this week
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆28Updated 5 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated 10 months ago