lachlansneff / ligeiaLinks
A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
☆19Updated 2 years ago
Alternatives and similar repositories for ligeia
Users that are interested in ligeia are comparing it to the libraries listed below
Sorting:
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- PicoRV☆44Updated 5 years ago
- ☆79Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆139Updated 2 months ago
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- End-to-end synthesis and P&R toolchain☆84Updated last week
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- FPGA tool performance profiling☆102Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- FuseSoC standard core library☆138Updated this week
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 5 months ago
- CoreScore☆155Updated 4 months ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆46Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆22Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Prefix tree adder space exploration library☆57Updated 6 months ago
- Hardware generator debugger☆74Updated last year
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- VHDL Language Support for VSCode☆65Updated 2 months ago
- 妖刀夢渡☆59Updated 6 years ago
- An automatic clock gating utility☆47Updated last month
- Experiments with Yosys cxxrtl backend☆48Updated 4 months ago