thoughtpolice / yosys-bluespec
Yosys plugin for synthesis of Bluespec code
☆15Updated 3 years ago
Alternatives and similar repositories for yosys-bluespec:
Users that are interested in yosys-bluespec are comparing it to the libraries listed below
- RISC-V BSV Specification☆18Updated 5 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated this week
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆28Updated this week
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Kami based processor implementations and specifications☆22Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆25Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆80Updated 2 weeks ago
- A Verilog Synthesis Regression Test☆37Updated 11 months ago
- Libre Silicon Compiler☆23Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- Open SoC Debug Hardware Reference Implementation☆16Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- 32-bit RISC-V Emulator☆23Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 2 weeks ago
- ☆23Updated 3 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆32Updated 2 weeks ago
- ☆22Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago