thoughtpolice / yosys-bluespecLinks
Yosys plugin for synthesis of Bluespec code
☆15Updated 3 years ago
Alternatives and similar repositories for yosys-bluespec
Users that are interested in yosys-bluespec are comparing it to the libraries listed below
Sorting:
- RISC-V BSV Specification☆20Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 3 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Libre Silicon Compiler☆22Updated 4 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 2 weeks ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆16Updated 2 months ago
- chipy hdl☆17Updated 7 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆84Updated 2 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated last week
- The PE for the second generation CGRA (garnet).☆17Updated 2 months ago