thoughtpolice / yosys-bluespecLinks
Yosys plugin for synthesis of Bluespec code
☆15Updated 4 years ago
Alternatives and similar repositories for yosys-bluespec
Users that are interested in yosys-bluespec are comparing it to the libraries listed below
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 6 months ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- RISC-V BSV Specification☆21Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆87Updated 3 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated 3 weeks ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Libre Silicon Compiler☆22Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆17Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week
- Industry standard I/O for nMigen☆12Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- ☆26Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago