thoughtpolice / yosys-bluespecLinks
Yosys plugin for synthesis of Bluespec code
☆15Updated 3 years ago
Alternatives and similar repositories for yosys-bluespec
Users that are interested in yosys-bluespec are comparing it to the libraries listed below
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- RISC-V BSV Specification☆21Updated 5 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated 3 weeks ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- Mutation Cover with Yosys (MCY)☆86Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated last week
- Libre Silicon Compiler☆22Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 7 years ago
- PicoRV☆44Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆17Updated 4 months ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- A generic test bench written in Bluespec☆54Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ELVE : ELVE Logic Visualization Engine☆11Updated 8 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- Hardware generator debugger☆75Updated last year