thoughtpolice / yosys-bluespec
Yosys plugin for synthesis of Bluespec code
☆15Updated 3 years ago
Alternatives and similar repositories for yosys-bluespec:
Users that are interested in yosys-bluespec are comparing it to the libraries listed below
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 2 weeks ago
- Mutation Cover with Yosys (MCY)☆80Updated this week
- Libre Silicon Compiler☆23Updated 4 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 7 months ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆29Updated last week
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- 32-bit RISC-V Emulator☆23Updated 6 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- An FPGA reverse engineering and documentation project☆43Updated 2 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A bit-serial CPU☆18Updated 5 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- chipy hdl☆17Updated 7 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated this week
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 6 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago