thoughtpolice / yosys-bluespec
Yosys plugin for synthesis of Bluespec code
☆14Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for yosys-bluespec
- A Verilog parser for Haskell.☆33Updated 3 years ago
- RISC-V BSV Specification☆17Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- Kami based processor implementations and specifications☆22Updated 4 years ago
- ☆21Updated 2 years ago
- 32-bit RISC-V Emulator☆23Updated 5 years ago
- chipy hdl☆17Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆77Updated last week
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆25Updated this week
- Galois RISC-V ISA Formal Tools☆56Updated 9 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated last week
- Libre Silicon Compiler☆22Updated 3 years ago
- HDL development environment on Nix.☆23Updated 3 weeks ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- Reticle evaluation (PLDI 2021)☆13Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆10Updated 3 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆25Updated last month
- A bit-serial CPU☆18Updated 5 years ago
- Logic circuit analysis and optimization☆28Updated 3 weeks ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- Haskell library for hardware description☆98Updated last month
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- S3GA: a simple scalable serial FPGA☆10Updated last year
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆23Updated 7 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆11Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆24Updated 4 years ago