ducky64 / chisualizer
Block-diagram style digital logic visualizer
☆23Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for chisualizer
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 4 years ago
- 👾 Design ∪ Hardware☆72Updated this week
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- Consistency checker for memory subsystem traces☆13Updated 8 years ago
- ☆51Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 4 years ago
- ☆18Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 3 months ago
- Debuggable hardware generator☆67Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 3 months ago
- Open Processor Architecture☆26Updated 8 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆27Updated last week
- A coverage library for Chisel designs☆11Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- ☆22Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- PicoRV☆43Updated 4 years ago
- Advanced Debug Interface☆12Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 4 years ago