Block-diagram style digital logic visualizer
☆23Sep 16, 2015Updated 10 years ago
Alternatives and similar repositories for chisualizer
Users that are interested in chisualizer are comparing it to the libraries listed below
Sorting:
- ☆12Dec 16, 2025Updated 2 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- MiMa Plugin for Mill☆17Feb 18, 2026Updated 2 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Shanghai Stock Exchange (2023/08/03 - 2024/02/02)☆20Apr 26, 2024Updated last year
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- ☆87Jan 30, 2026Updated last month
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆59Jul 4, 2022Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- Code exploration via diagrams☆22Sep 18, 2024Updated last year
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- The specification for the FIRRTL language☆62Feb 26, 2026Updated last week
- ☆388Apr 18, 2018Updated 7 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆63Jun 27, 2025Updated 8 months ago
- zMonkey is an open-source 200G network impairment emulator tool☆23Mar 8, 2022Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated 2 weeks ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago