ducky64 / chisualizerView external linksLinks
Block-diagram style digital logic visualizer
☆23Sep 16, 2015Updated 10 years ago
Alternatives and similar repositories for chisualizer
Users that are interested in chisualizer are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆12Dec 16, 2025Updated last month
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 9 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 10 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- MiMa Plugin for Mill☆17Updated this week
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Shanghai Stock Exchange (2023/08/03 - 2024/02/02)☆20Apr 26, 2024Updated last year
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- ☆87Jan 30, 2026Updated 2 weeks ago
- ☆59Jul 4, 2022Updated 3 years ago
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- Code exploration via diagrams☆22Sep 18, 2024Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Apr 13, 2021Updated 4 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- The specification for the FIRRTL language☆62Feb 3, 2026Updated last week
- ☆388Apr 18, 2018Updated 7 years ago
- 交通标志识别 本科毕设☆25May 5, 2016Updated 9 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Jun 27, 2025Updated 7 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 3 months ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- ☆33Mar 20, 2025Updated 10 months ago
- XuanTie vendor extension Instruction Set spec☆44May 30, 2025Updated 8 months ago