Block-diagram style digital logic visualizer
☆23Sep 16, 2015Updated 11 years ago
Alternatives and similar repositories for chisualizer
Users that are interested in chisualizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A self-contained computer stack hobby project☆15Dec 23, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Feb 13, 2021Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 6 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- The specification for the FIRRTL language☆68Oct 9, 2026Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20Feb 9, 2020Updated 6 years ago
- MiMa Plugin for Mill☆17Sep 23, 2026Updated 3 weeks ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- A curated list of amazingly DCjanus.☆16Jan 30, 2019Updated 7 years ago
- ☆27Sep 3, 2020Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- ☆63Jul 4, 2022Updated 4 years ago
- ☆92Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- ☆17Oct 8, 2026Updated last week
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- BSC Development Workstation (BDW)☆34Sep 26, 2026Updated 3 weeks ago