Block-diagram style digital logic visualizer
☆23Sep 16, 2015Updated 10 years ago
Alternatives and similar repositories for chisualizer
Users that are interested in chisualizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A self-contained computer stack hobby project☆15Dec 23, 2016Updated 9 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- The specification for the FIRRTL language☆64May 2, 2026Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- MiMa Plugin for Mill☆17Feb 18, 2026Updated 2 months ago
- ☆26Sep 3, 2020Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆64Jun 27, 2025Updated 10 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Apr 6, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- ☆13Apr 29, 2026Updated last week
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 7 months ago
- ☆90Apr 21, 2026Updated 2 weeks ago
- A Library of Chisel3 Tools for Digital Signal Processing☆247Apr 29, 2024Updated 2 years ago
- ☆60Jul 4, 2022Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Apr 28, 2026Updated last week
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- BSC Development Workstation (BDW)☆33May 1, 2026Updated last week
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Code exploration via diagrams☆22Sep 18, 2024Updated last year