jowinter / dmacu
Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
☆36Updated 6 months ago
Alternatives and similar repositories for dmacu:
Users that are interested in dmacu are comparing it to the libraries listed below
- Sled System Emulator☆28Updated last week
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)☆12Updated 4 years ago
- ☆14Updated 11 months ago
- Sticky sticky PCI☆10Updated 6 years ago
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆20Updated 2 years ago
- An FPGA reverse engineering and documentation project☆36Updated last week
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- ISA card expansion for LPC and Glasgow☆10Updated 5 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Betrusted embedded controller (UP5K)☆45Updated last year
- ☆16Updated 3 years ago
- Convert ELF executables to DOS executables☆31Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 4 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆33Updated 5 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆14Updated 2 months ago
- What's the simplest CPU you can build?☆34Updated 10 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆13Updated last year
- ☆13Updated 5 months ago
- ☆17Updated 6 months ago
- A small header-only C++17 metaprogramming library☆21Updated 3 years ago
- Prebuilt images for Linux for the Pano Logic G2☆13Updated last year
- Exploring gate level simulation☆56Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆16Updated last week
- RISC-V user-mode emulator that runs DooM☆50Updated 5 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- Symbolic execution of LLVM IR☆13Updated last year