jowinter / dmacuLinks
Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
☆36Updated last year
Alternatives and similar repositories for dmacu
Users that are interested in dmacu are comparing it to the libraries listed below
Sorting:
- Sled System Emulator☆28Updated 3 months ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- RISC-V user-mode emulator that runs DooM☆53Updated 6 years ago
- ☆16Updated 4 years ago
- Sticky sticky PCI☆10Updated 6 years ago
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆21Updated 2 years ago
- An FPGA reverse engineering and documentation project☆49Updated this week
- A Python-based HDL and framework for silicon-based witchcraft☆22Updated this week
- Mask ROM decoding utilities☆72Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- Extract bits from photos☆89Updated 5 years ago
- Surf - A digital waveform viewer for macOS☆10Updated 2 years ago
- An embedded OS for Apple M1 Pro chipsets☆18Updated last year
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- Symbolic execution of LLVM IR☆13Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆12Updated last year
- Industry standard I/O for Amaranth HDL☆29Updated 9 months ago
- Use EEPROMs as programmable logic with PHP☆22Updated last year
- ☆15Updated last year
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated last month
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Exploring gate level simulation☆58Updated 3 months ago
- This is a higan/Verilator co-simulation example/framework☆50Updated 7 years ago
- What's the simplest CPU you can build?☆35Updated 10 years ago
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- ☆17Updated this week
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Betrusted embedded controller (UP5K)☆46Updated last year