Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
☆35Jul 9, 2021Updated 4 years ago
Alternatives and similar repositories for iroha
Users that are interested in iroha are comparing it to the libraries listed below
Sorting:
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ChainerPruner: Channel Pruning framework for Chainer☆21Oct 7, 2019Updated 6 years ago
- ☆54Jul 25, 2024Updated last year
- こちらは教育用自作組み込みOSであるKOZOSをRaspberry Piへ移植したものです。This is an KOZOS(http://kozos.jp/kozos/) port to Raspberry Pi.☆20Aug 14, 2017Updated 8 years ago
- Execute command in local client from remote host☆24Jun 21, 2025Updated 8 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- ☆13Dec 9, 2019Updated 6 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆14Apr 17, 2022Updated 3 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Nintendo switch debugger for radare2☆13Aug 12, 2018Updated 7 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- print information from LLVM dataflow analyses☆13Jan 22, 2020Updated 6 years ago
- guardian - the border guardian for your Haskell monorepo package dependencies☆41Sep 1, 2025Updated 6 months ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆18Oct 24, 2023Updated 2 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated 7 months ago
- USB Flashing Format (UF2) for your build.zig☆16Jul 23, 2024Updated last year
- An Emacs major mode for SATySFi☆18Aug 10, 2024Updated last year
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- 書籍「作ろう！CPU」のサポートページ☆20Sep 12, 2024Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Nov 2, 2025Updated 4 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.☆18Apr 25, 2020Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Simple RISC-V emulator☆16Sep 4, 2020Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month