A tool for merging the MyHDL workflow with Vivado
☆20May 13, 2020Updated 6 years ago
Alternatives and similar repositories for Ovenbird
Users that are interested in Ovenbird are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- A high throughput FFT implementation☆21Jan 17, 2022Updated 4 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆41Jan 22, 2026Updated 9 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 14 years ago
- ☆27Sep 3, 2020Updated 6 years ago
- Python tools for Vivado Projects☆72Apr 3, 2019Updated 7 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- FPGA raycaster engine written in verilog☆16Apr 19, 2019Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- FPU Generator☆21Updated this week
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- ☆15Oct 24, 2019Updated 7 years ago
- Implementing the Double-Slit experiment in Python☆12Jan 7, 2021Updated 5 years ago
- ☆10Sep 19, 2019Updated 7 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Software control for CASPER FPGAs☆24Feb 5, 2026Updated 9 months ago
- Minimal ncurses implementation for use in embedded environments☆12Oct 29, 2017Updated 9 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 4 months ago
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- Cross EDA Abstraction and Automation☆46Updated this week
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- Python interface to PCIE☆41Apr 30, 2018Updated 8 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- A MyHDL library of basic design components, e.g. memory, fifo, multiplexor, de-multiplexor, arbiter, etc.☆18Feb 20, 2020Updated 6 years ago