☆33Jan 24, 2020Updated 6 years ago
Alternatives and similar repositories for IDEA
Users that are interested in IDEA are comparing it to the libraries listed below
Sorting:
- ☆44Jan 26, 2020Updated 6 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- ☆38Dec 29, 2022Updated 3 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆13Feb 13, 2026Updated 2 weeks ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Tapeouts done using OpenFASOC☆16Nov 3, 2025Updated 3 months ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- This library is a low level parser for the OpenAccess file format.☆15Jun 24, 2017Updated 8 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- ☆339Jan 13, 2026Updated last month
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Feb 17, 2023Updated 3 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59May 20, 2020Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago