lac-dcc / chimera
A tool for synthesizing Verilog programs
☆76Updated this week
Alternatives and similar repositories for chimera:
Users that are interested in chimera are comparing it to the libraries listed below
- SystemVerilog frontend for Yosys☆84Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆69Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆80Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆101Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- The multi-core cluster of a PULP system.☆89Updated 3 weeks ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆102Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆67Updated this week
- RISC-V Formal Verification Framework☆131Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆142Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Chisel RISC-V Vector 1.0 Implementation☆89Updated this week
- ☆86Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆51Updated 7 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆91Updated this week
- RISC-V Nox core☆62Updated last week
- A Fast, Low-Overhead On-chip Network☆186Updated this week
- ☆89Updated last year
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆171Updated last week
- Mutation Cover with Yosys (MCY)☆80Updated 3 weeks ago
- ☆55Updated last week