A tool for synthesizing Verilog programs
☆114Aug 25, 2025Updated 8 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Aug 6, 2025Updated 9 months ago
- An LLVM pass to compress code by identifying and extracting recurrent program slices.☆34Oct 21, 2025Updated 6 months ago
- ☆39Mar 31, 2026Updated last month
- A benchmark game for guessing the hottest point of a program☆17Feb 24, 2026Updated 2 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated 2 weeks ago
- ☆14Aug 27, 2020Updated 5 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆39Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A set of tools to extract library signature of binary programs at runtime.☆28Jan 21, 2026Updated 3 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- design and verification of asynchronous circuits☆50Apr 26, 2026Updated last week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last month
- WAL enables programmable waveform analysis.☆177Nov 10, 2025Updated 5 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 5 months ago
- LLM-Assisted Hardware Formal Verification Tool☆103Updated this week
- ☆102Mar 5, 2026Updated 2 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆236Apr 29, 2026Updated last week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆42Feb 23, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- Communication framework for RTL simulation and emulation.☆311Apr 28, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆46May 18, 2024Updated last year
- Equivalence checking with Yosys☆60Apr 9, 2026Updated 3 weeks ago
- Open-source RTL logic simulator with CUDA acceleration☆273Sep 30, 2025Updated 7 months ago
- Repository used for my master's thesis on implementing RVSDG as a dialect of MLIR☆13May 30, 2023Updated 2 years ago
- An advanced circuit-based sat solver☆37Feb 24, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆36Jan 20, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated last month
- Verilog hardware abstraction library☆50Apr 23, 2026Updated last week
- RTLMeter benchmark suite☆31Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 3 months ago
- The multi-core cluster of a PULP system.☆113Apr 29, 2026Updated last week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆51Apr 11, 2026Updated 3 weeks ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 6 months ago
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago