A tool for synthesizing Verilog programs
☆112Aug 25, 2025Updated 6 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below
Sorting:
- An LLVM pass to compress code by identifying and extracting recurrent program slices.☆32Oct 21, 2025Updated 4 months ago
- ☆18Aug 6, 2025Updated 7 months ago
- A benchmark game for guessing the hottest point of a program☆17Feb 24, 2026Updated last week
- design and verification of asynchronous circuits☆43Feb 27, 2026Updated last week
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Repository used for my master's thesis on implementing RVSDG as a dialect of MLIR☆13May 30, 2023Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- ☆34Jun 5, 2025Updated 9 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆42May 29, 2025Updated 9 months ago
- A set of tools to extract library signature of binary programs at runtime.☆28Jan 21, 2026Updated last month
- ☆93Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- Parametrized RTL benchmark suite☆24Feb 6, 2026Updated last month
- ☆44May 18, 2024Updated last year
- CMake based hardware build system☆35Feb 27, 2026Updated last week
- ☆14Aug 27, 2020Updated 5 years ago
- Communication framework for RTL simulation and emulation.☆308Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆257Sep 30, 2025Updated 5 months ago
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 2 months ago
- Hardware Formal Verification Tool☆88Updated this week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 4 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 8 months ago
- A configurable SRAM generator☆58Updated this week
- Equivalence checking with Yosys☆58Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆269Feb 27, 2026Updated last week
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- A Fast Floating-Point Satisfiability Solver☆28Jul 26, 2025Updated 7 months ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- ☆25Nov 2, 2025Updated 4 months ago