A tool for synthesizing Verilog programs
☆115Aug 25, 2025Updated 11 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 3 weeks ago
- A benchmark game for guessing the hottest point of a program☆17Feb 24, 2026Updated 5 months ago
- ☆41Mar 31, 2026Updated 3 months ago
- An LLVM pass to compress code by identifying and extracting recurrent program slices.☆33Oct 21, 2025Updated 9 months ago
- ☆17Aug 6, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 2 weeks ago
- LLM-Assisted Hardware Formal Verification Tool☆111Jul 13, 2026Updated last week
- RTLMeter benchmark suite☆31Updated this week
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Jun 17, 2026Updated last month
- ☆14Aug 27, 2020Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital Design Equivalence Checking☆80Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38May 28, 2026Updated last month
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated 2 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆242Updated this week
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆41Jun 4, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- ☆49May 18, 2024Updated 2 years ago
- A modular hardware abstraction library☆55Updated this week
- static symmetry breaking for SAT☆22May 26, 2026Updated 2 months ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- ☆33Nov 2, 2025Updated 8 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- A set of tools to extract library signature of binary programs at runtime.☆28Jan 21, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆288Sep 30, 2025Updated 9 months ago
- Communication framework for RTL simulation and emulation.☆314Updated this week
- Repository used for my master's thesis on implementing RVSDG as a dialect of MLIR☆13May 30, 2023Updated 3 years ago
- Equivalence checking with Yosys☆59Updated this week
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago