A tool for synthesizing Verilog programs
☆114Aug 25, 2025Updated 7 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Aug 6, 2025Updated 8 months ago
- An LLVM pass to compress code by identifying and extracting recurrent program slices.☆34Oct 21, 2025Updated 5 months ago
- ☆39Mar 31, 2026Updated 2 weeks ago
- A benchmark game for guessing the hottest point of a program☆17Feb 24, 2026Updated last month
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- ☆14Aug 27, 2020Updated 5 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆38Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆41Apr 3, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- design and verification of asynchronous circuits☆48Feb 27, 2026Updated last month
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated 10 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- WAL enables programmable waveform analysis.☆170Nov 10, 2025Updated 5 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 5 months ago
- Hardware Formal Verification Tool☆96Updated this week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆42Feb 23, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil …☆457Apr 5, 2026Updated last week
- Communication framework for RTL simulation and emulation.☆311Apr 6, 2026Updated last week
- ☆45May 18, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆267Sep 30, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Equivalence checking with Yosys☆59Apr 9, 2026Updated last week
- Repository used for my master's thesis on implementing RVSDG as a dialect of MLIR☆13May 30, 2023Updated 2 years ago
- An advanced circuit-based sat solver☆37Feb 24, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆35Jan 20, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆288Mar 30, 2026Updated 2 weeks ago
- Verilog hardware abstraction library☆50Apr 1, 2026Updated 2 weeks ago
- RTLMeter benchmark suite☆31Mar 31, 2026Updated 2 weeks ago
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆51Updated this week
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago