lac-dcc / chimeraLinks
A tool for synthesizing Verilog programs
☆93Updated this week
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- SystemVerilog frontend for Yosys☆128Updated this week
- RISC-V Formal Verification Framework☆141Updated 2 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆86Updated last week
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆117Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- ☆96Updated last year
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆95Updated last month
- Advanced Architecture Labs with CVA6☆62Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆88Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated last week
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆166Updated last week
- WAL enables programmable waveform analysis.☆154Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- The multi-core cluster of a PULP system.☆101Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆115Updated this week
- Generic Register Interface (contains various adapters)☆121Updated 2 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆59Updated 5 months ago