A tool for synthesizing Verilog programs
☆124Aug 25, 2025Updated last year
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated last week
- A benchmark game for guessing the hottest point of a program☆17Feb 24, 2026Updated 7 months ago
- ☆42Mar 31, 2026Updated 6 months ago
- An LLVM pass to compress code by identifying and extracting recurrent program slices.☆33Oct 21, 2025Updated 11 months ago
- ☆17Aug 23, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- RTLMeter benchmark suite☆34Updated this week
- Hardware Formal Verification Tool☆122Updated this week
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆35Jun 17, 2026Updated 3 months ago
- ☆14Aug 27, 2020Updated 6 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- Digital Design Equivalence Checking☆110Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated 3 weeks ago
- design and verification of asynchronous circuits☆52Sep 29, 2026Updated 2 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆252Updated this week
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated 3 weeks ago
- ☆50May 18, 2024Updated 2 years ago
- A modular hardware abstraction library☆53Sep 28, 2026Updated 2 weeks ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- static symmetry breaking for SAT☆25May 26, 2026Updated 4 months ago
- ☆32Nov 2, 2025Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- A set of tools to extract library signature of binary programs at runtime.☆28Jan 21, 2026Updated 8 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- Communication framework for RTL simulation and emulation.☆324Sep 28, 2026Updated 2 weeks ago
- Repository used for my master's thesis on implementing RVSDG as a dialect of MLIR☆13May 30, 2023Updated 3 years ago
- Equivalence checking with Yosys☆65Sep 16, 2026Updated 3 weeks ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago