lac-dcc / chimera

Related projects ⓘ

Alternatives and complementary repositories for chimera

• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆75Updated this week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 3 months ago
• openformal / sva_basics
  This repository is compilation of basics of System Verilog Assertions in context of formal verification
  ☆18Updated 5 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated 3 weeks ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆47Updated 4 years ago
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆41Updated last week
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated last week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆45Updated this week
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆60Updated 5 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆108Updated 3 weeks ago
• aignacio / nox
  RISC-V Nox core
  ☆61Updated 3 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆81Updated 6 months ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆30Updated this week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆77Updated last week
• pulp-platform / svase
  ☆29Updated 2 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated last week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆136Updated 3 weeks ago
• pulp-platform / redmule
  ☆34Updated this week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆40Updated last week
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆73Updated 7 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆92Updated 7 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated last month
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆56Updated last week
• IntelLabs / FloorSet
  ☆50Updated 3 weeks ago
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated 2 weeks ago
• qleenju / PDPU
  PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
  ☆35Updated last year