lac-dcc / chimeraLinks
A tool for synthesizing Verilog programs
☆95Updated last week
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below
Sorting:
- Open-source RTL logic simulator with CUDA acceleration☆188Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- SystemVerilog frontend for Yosys☆138Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆71Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- high-performance RTL simulator☆168Updated last year
- RISC-V Nox core☆66Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A SystemVerilog source file pickler.☆59Updated 8 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- RISC-V Formal Verification Framework☆142Updated last month
- The multi-core cluster of a PULP system.☆105Updated last week
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆122Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆169Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated 3 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 weeks ago
- ☆68Updated this week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- ☆97Updated last year
- WAL enables programmable waveform analysis.☆155Updated last month