A tool for synthesizing Verilog programs
☆125Aug 25, 2025Updated last year
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A benchmark game for guessing the hottest point of a program☆17Feb 24, 2026Updated 8 months ago
- ☆17Aug 23, 2026Updated 2 months ago
- An LLVM pass to compress code by identifying and extracting recurrent program slices.☆33Oct 21, 2025Updated last year
- ☆43Mar 31, 2026Updated 7 months ago
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Vectorization of Verilog Designs☆14Jun 18, 2026Updated 4 months ago
- ☆14Aug 7, 2026Updated 2 months ago
- RTLMeter benchmark suite☆34Updated this week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- A set of tools to extract library signature of binary programs at runtime.☆28Jan 21, 2026Updated 9 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Oct 30, 2026Updated last week
- System to recognize infinite languages and react to string events☆25Dec 10, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- ☆14May 7, 2026Updated 6 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆33Jun 23, 2025Updated last year
- ☆17Jul 1, 2025Updated last year
- Hardware Formal Verification Tool☆125Updated this week
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated 2 weeks ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆23Updated this week
- Ball Larus edge profiling with loop optimization☆33Jul 11, 2025Updated last year
- ☆14Aug 27, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Program instrumentation and cost function generation☆28Aug 20, 2024Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- LLVM's loop analysis theory (Scalar Evolution) formalized in Coq☆10Nov 17, 2018Updated 7 years ago
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆13Updated this week
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- A Python tool that compiles neural network weights directly into synthesizable Verilog for the ASIC toolchain.☆15Sep 3, 2026Updated 2 months ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital Design Equivalence Checking☆114Updated this week
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆118Updated this week
- A modular hardware abstraction library☆53Updated this week
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year