lac-dcc / chimeraLinks
A tool for synthesizing Verilog programs
☆107Updated 2 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below
Sorting:
- high-performance RTL simulator☆182Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆92Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆124Updated 2 weeks ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆146Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆237Updated last month
- SystemVerilog frontend for Yosys☆170Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆110Updated 2 weeks ago
- RISC-V Formal Verification Framework☆166Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- WAL enables programmable waveform analysis.☆160Updated last week
- ☆88Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- The specification for the FIRRTL language☆62Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆187Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆107Updated last week
- ☆114Updated 3 months ago
- ☆87Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆118Updated last month
- The multi-core cluster of a PULP system.☆109Updated 3 weeks ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 6 months ago