A tool for synthesizing Verilog programs
☆116Aug 25, 2025Updated 10 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Aug 6, 2025Updated 11 months ago
- An LLVM pass to compress code by identifying and extracting recurrent program slices.☆33Oct 21, 2025Updated 8 months ago
- ☆40Mar 31, 2026Updated 3 months ago
- A benchmark game for guessing the hottest point of a program☆17Feb 24, 2026Updated 4 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated 2 months ago
- ☆14Aug 27, 2020Updated 5 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆49Jun 28, 2026Updated last week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A set of tools to extract library signature of binary programs at runtime.☆28Jan 21, 2026Updated 5 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- design and verification of asynchronous circuits☆51Updated this week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38May 28, 2026Updated last month
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 7 months ago
- LLM-Assisted Hardware Formal Verification Tool☆110Jun 28, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆44Feb 23, 2026Updated 4 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- Communication framework for RTL simulation and emulation.☆316Jun 22, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆49May 18, 2024Updated 2 years ago
- ☆109Jun 26, 2026Updated last week
- Equivalence checking with Yosys☆60Jun 4, 2026Updated last month
- Open-source RTL logic simulator with CUDA acceleration☆284Sep 30, 2025Updated 9 months ago
- Repository used for my master's thesis on implementing RVSDG as a dialect of MLIR☆13May 30, 2023Updated 3 years ago
- An advanced circuit-based sat solver☆38Feb 24, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- SystemVerilog frontend for Yosys☆233Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog hardware abstraction library☆54Jun 26, 2026Updated last week
- RTLMeter benchmark suite☆31Jun 24, 2026Updated last week
- Digital logic benchmark suite☆25Updated this week
- The multi-core cluster of a PULP system.☆114Updated this week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆51Apr 11, 2026Updated 2 months ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago