A tool for synthesizing Verilog programs
☆112Aug 25, 2025Updated 7 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Aug 6, 2025Updated 7 months ago
- An LLVM pass to compress code by identifying and extracting recurrent program slices.☆33Oct 21, 2025Updated 5 months ago
- ☆37Jun 5, 2025Updated 9 months ago
- A benchmark game for guessing the hottest point of a program☆17Feb 24, 2026Updated last month
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- ☆14Aug 27, 2020Updated 5 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆37Updated this week
- A set of tools to extract library signature of binary programs at runtime.☆28Jan 21, 2026Updated 2 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆41Apr 3, 2025Updated 11 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last week
- WAL enables programmable waveform analysis.☆166Nov 10, 2025Updated 4 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆40Feb 23, 2026Updated last month
- ☆97Mar 5, 2026Updated 3 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Mar 20, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 2 weeks ago
- Communication framework for RTL simulation and emulation.☆309Mar 10, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆45May 18, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆264Sep 30, 2025Updated 5 months ago
- Equivalence checking with Yosys☆58Mar 19, 2026Updated last week
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- Repository used for my master's thesis on implementing RVSDG as a dialect of MLIR☆13May 30, 2023Updated 2 years ago
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆34Jan 20, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 5 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog hardware abstraction library☆50Updated this week
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated 2 weeks ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- The source code to the Voss II Hardware Verification Suite☆57Feb 16, 2026Updated last month