lac-dcc / chimeraLinks
A tool for synthesizing Verilog programs
☆95Updated this week
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below
Sorting:
- Open-source RTL logic simulator with CUDA acceleration☆201Updated this week
- RISC-V Formal Verification Framework☆143Updated this week
- WAL enables programmable waveform analysis.☆155Updated 2 months ago
- SystemVerilog frontend for Yosys☆148Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated last week
- RISC-V Nox core☆66Updated 2 weeks ago
- high-performance RTL simulator☆170Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆125Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆103Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- ☆105Updated this week
- ☆47Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- ☆97Updated last year
- ☆32Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- SystemVerilog synthesis tool☆207Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- Tools for working with circuits as graphs in python☆122Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆154Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆127Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated last month
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 2 months ago
- Hardware generator debugger☆75Updated last year