lac-dcc / chimeraLinks
A tool for synthesizing Verilog programs
☆99Updated this week
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below
Sorting:
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated last week
- RISC-V Nox core☆68Updated last month
- Open-source RTL logic simulator with CUDA acceleration☆211Updated 2 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- high-performance RTL simulator☆174Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆130Updated last week
- SystemVerilog frontend for Yosys☆153Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- RISC-V Formal Verification Framework☆146Updated last week
- ☆32Updated 7 months ago
- ☆49Updated 5 months ago
- The multi-core cluster of a PULP system.☆108Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆105Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- WAL enables programmable waveform analysis.☆155Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆176Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- ☆73Updated this week
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 10 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- ☆107Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month