A configurable and approachable tool for FPGA debugging and rapid prototyping.
☆151Aug 26, 2026Updated last month
Alternatives and similar repositories for manta
Users that are interested in manta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last week
- System on Chip toolkit for Amaranth HDL☆104May 23, 2026Updated 4 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Raptor end-to-end FPGA Compiler and GUI☆101Dec 11, 2024Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆308Updated this week
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆128Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆752Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated 3 weeks ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆39Aug 12, 2026Updated 2 months ago
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Universal utility for programming FPGA☆1,762Oct 6, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Sep 22, 2026Updated 3 weeks ago
- riffpga -- write FPGA bitstreams through a USB drive, get USB serial and dynamic clocking in a platform independent way☆77Jun 13, 2026Updated 4 months ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- ☆22Oct 10, 2023Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆2,104Sep 18, 2026Updated 3 weeks ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆211Sep 24, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆113Aug 30, 2023Updated 3 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆100Updated this week
- Fearless hardware design☆214Jul 23, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- ☆33Jan 7, 2025Updated last year
- A Python package to use FPGA development tools programmatically.☆151Sep 21, 2026Updated 3 weeks ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆178Jun 24, 2021Updated 5 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆85Aug 10, 2026Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆36Aug 9, 2026Updated 2 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Oct 6, 2026Updated last week
- VHDL compiler and simulator☆897Updated this week
- Archived - development continues at openXC7/nextpnr☆71Sep 25, 2026Updated 3 weeks ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago