A configurable and approachable tool for FPGA debugging and rapid prototyping.
☆151Aug 26, 2026Updated last week
Alternatives and similar repositories for manta
Users that are interested in manta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 5 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- System on Chip toolkit for Amaranth HDL☆103May 23, 2026Updated 3 months ago
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- WAL enables programmable waveform analysis.☆183Aug 16, 2026Updated 3 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆748Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆288Updated this week
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- ☆22Oct 10, 2023Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆122Jun 18, 2026Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆2,078Updated this week
- FOSS Flow For FPGA☆448Jan 6, 2025Updated last year
- Fearless hardware design☆209Jul 23, 2026Updated last month
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆116Aug 30, 2026Updated last week
- Universal utility for programming FPGA☆1,721Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆82Updated this week
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆113Aug 30, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- riffpga -- write FPGA bitstreams through a USB drive, get USB serial and dynamic clocking in a platform independent way☆77Jun 13, 2026Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆39Aug 12, 2026Updated 3 weeks ago
- A Python package to use FPGA development tools programmatically.☆150Mar 22, 2025Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆82Aug 10, 2026Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆36Apr 13, 2023Updated 3 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆32Aug 9, 2026Updated 3 weeks ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆177Jun 24, 2021Updated 5 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆207Jul 25, 2026Updated last month
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 3 months ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year