fischermoseley / manta
A configurable and approachable tool for FPGA debugging and rapid prototyping.
☆110Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for manta
- Example LED blinking project for your FPGA dev board of choice☆165Updated 3 months ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- CoreScore☆136Updated 2 months ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆170Updated last month
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆88Updated 4 months ago
- Waveform Viewer Extension for VScode☆73Updated this week
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- Small footprint and configurable Ethernet core☆215Updated last month
- A configurable RTL to bitstream FPGA toolchain☆256Updated last week
- Board definitions for Amaranth HDL☆108Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆157Updated 8 months ago
- FOSS Flow For FPGA☆361Updated last month
- ☆76Updated 8 months ago
- SystemVerilog synthesis tool☆169Updated this week
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆125Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆267Updated 7 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆204Updated 7 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆94Updated last year
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆170Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆71Updated 2 years ago
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- ☆57Updated 3 months ago