fischermoseley / mantaLinks
A configurable and approachable tool for FPGA debugging and rapid prototyping.
☆140Updated 5 months ago
Alternatives and similar repositories for manta
Users that are interested in manta are comparing it to the libraries listed below
Sorting:
- CoreScore☆162Updated last month
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆183Updated this week
- Experimental flows using nextpnr for Xilinx devices☆245Updated 11 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆56Updated this week
- Board definitions for Amaranth HDL☆118Updated 2 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆68Updated 2 weeks ago
- End-to-end synthesis and P&R toolchain☆87Updated 2 weeks ago
- Nix flake for openXC7☆41Updated 5 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆177Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- VHDL library 4 FPGAs☆181Updated this week
- ☆79Updated last week
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆185Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- A configurable RTL to bitstream FPGA toolchain☆42Updated last week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆54Updated 4 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated 2 months ago
- USB Serial on the TinyFPGA BX☆138Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆43Updated 7 months ago
- Small footprint and configurable Ethernet core☆257Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Support files for participating in a Fomu workshop☆165Updated last year