fischermoseley / manta
A configurable and approachable tool for FPGA debugging and rapid prototyping.
☆109Updated this week
Related projects ⓘ
Alternatives and complementary repositories for manta
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆89Updated 3 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆169Updated last month
- Experimental flows using nextpnr for Xilinx devices☆214Updated 3 weeks ago
- CoreScore☆135Updated 2 months ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆84Updated 3 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆156Updated 7 months ago
- Example LED blinking project for your FPGA dev board of choice☆164Updated 2 months ago
- A configurable RTL to bitstream FPGA toolchain☆256Updated this week
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- Small footprint and configurable Ethernet core☆214Updated 3 weeks ago
- ☆76Updated 8 months ago
- Board definitions for Amaranth HDL☆107Updated 3 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆109Updated last year
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆44Updated last week
- Design digital circuits in C. Simulate really fast with a regular compiler.☆170Updated last year
- SystemVerilog synthesis tool☆168Updated this week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆93Updated last year
- USB Serial on the TinyFPGA BX☆132Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆72Updated 2 months ago
- VCD Waveform Viewer Extension for VScode☆70Updated this week
- Experimental flows using nextpnr for Xilinx devices☆39Updated 3 weeks ago
- Universal Memory Interface (UMI)☆140Updated this week
- FOSS Flow For FPGA☆359Updated 3 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆107Updated last month
- assorted library of utility cores for amaranth HDL☆81Updated last month
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆71Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆203Updated 6 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year