Alternatives and similar repositories for manta

Users that are interested in manta are comparing it to the libraries listed below

• olofk / corescore
  CoreScore
  ☆155Updated 4 months ago
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆169Updated last year
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆35Updated last week
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆237Updated 7 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆90Updated 7 months ago
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆62Updated last week
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆105Updated 10 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆93Updated 8 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆84Updated last week
• pieter3d / simview
  ☆79Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆194Updated 2 months ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆117Updated 2 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated last year
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆179Updated last week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆114Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆138Updated last week
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆114Updated 8 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆83Updated 7 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆389Updated 4 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆158Updated 2 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆220Updated last year
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆90Updated 8 months ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆240Updated last week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆117Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆151Updated 3 months ago
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆185Updated this week
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆135Updated 2 years ago
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆37Updated last month
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆38Updated 3 weeks ago