fischermoseley / mantaLinks
A configurable and approachable tool for FPGA debugging and rapid prototyping.
☆144Updated this week
Alternatives and similar repositories for manta
Users that are interested in manta are comparing it to the libraries listed below
Sorting:
- CoreScore☆171Updated 2 months ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- Experimental flows using nextpnr for Xilinx devices☆252Updated last year
- Nix flake for openXC7☆44Updated 9 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆86Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆77Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated this week
- Example LED blinking project for your FPGA dev board of choice☆189Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Documenting Lattice's 28nm FPGA parts☆148Updated 2 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆67Updated 8 months ago
- Board definitions for Amaranth HDL☆122Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- The open-source Zynq 7000 BSP generator for openXC7☆50Updated last year
- VHDL library 4 FPGAs☆185Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- A configurable RTL to bitstream FPGA toolchain☆55Updated last week
- End-to-end synthesis and P&R toolchain☆94Updated last month
- ☆88Updated 3 months ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- Small footprint and configurable Ethernet core☆272Updated this week
- assorted library of utility cores for amaranth HDL☆100Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆213Updated last month
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆260Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago