Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
☆404Feb 28, 2026Updated this week
Alternatives and similar repositories for esp
Users that are interested in esp are comparing it to the libraries listed below
Sorting:
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- ☆72Feb 16, 2023Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,232Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- ☆43Mar 31, 2025Updated 11 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆257Oct 6, 2022Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- An Open-source FPGA IP Generator☆1,056Feb 28, 2026Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆123Jul 22, 2021Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆64Oct 14, 2025Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51Feb 26, 2025Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆314Feb 11, 2026Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- RISC-V Zve32x Vector Coprocessor☆207Jan 22, 2026Updated last month
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- SystemC/TLM-2.0 Co-simulation framework☆270May 21, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆459Feb 19, 2026Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- HW Design Collateral for Caliptra RoT IP☆130Feb 27, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago