sld-columbia / espLinks
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
☆381Updated last month
Alternatives and similar repositories for esp
Users that are interested in esp are comparing it to the libraries listed below
Sorting:
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆299Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- ☆336Updated 11 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- VeeR EL2 Core☆294Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- Build Customized FPGA Implementations for Vivado☆335Updated this week
- Network on Chip Simulator☆287Updated last month
- PandA-bambu public repository☆278Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆207Updated 2 weeks ago
- RISC-V SystemC-TLM simulator☆317Updated 8 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆424Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Common SystemVerilog components☆649Updated this week
- Verilog Configurable Cache☆181Updated 8 months ago
- ☆242Updated 2 years ago
- Vitis HLS LLVM source code and examples☆394Updated 10 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆282Updated 2 weeks ago
- Modeling Architectural Platform☆200Updated 2 weeks ago