sld-columbia / espLinks
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
☆381Updated 3 weeks ago
Alternatives and similar repositories for esp
Users that are interested in esp are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆448Updated this week
- ☆334Updated 10 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆276Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- Build Customized FPGA Implementations for Vivado☆330Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆436Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆593Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- VeeR EL2 Core☆292Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆294Updated 2 months ago
- SystemC/TLM-2.0 Co-simulation framework☆252Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆204Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆258Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆422Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆216Updated last week
- PandA-bambu public repository☆273Updated last month
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆281Updated 3 weeks ago
- Common SystemVerilog components☆637Updated last week
- ☆240Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- Network on Chip Simulator☆283Updated 2 weeks ago
- RISC-V SystemC-TLM simulator☆314Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago