Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
☆416Jun 25, 2026Updated 2 weeks ago
Alternatives and similar repositories for esp
Users that are interested in esp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The OpenPiton Platform☆800Feb 25, 2026Updated 4 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Oct 30, 2025Updated 8 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆673Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,309Jun 26, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆815Jun 5, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 3 weeks ago
- Mini-ERA is a simplified still-representative version of the main ERA workload.☆16Jun 22, 2022Updated 4 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆263Oct 6, 2022Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,380Jun 30, 2026Updated last week
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆222Jun 26, 2026Updated last week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆243Dec 8, 2022Updated 3 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 6 months ago
- ☆45Mar 31, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-source FPGA IP Generator☆1,122Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆210Jun 25, 2020Updated 6 years ago
- ☆74Feb 16, 2023Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 7 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51May 20, 2026Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆130Jul 22, 2021Updated 4 years ago
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆175Mar 4, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- ☆2,134Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆323Mar 6, 2026Updated 4 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆321Updated this week
- Common SystemVerilog components☆764Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Jul 1, 2026Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆500Jun 22, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆232Nov 7, 2025Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆161Jul 1, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆460Apr 5, 2026Updated 3 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆193Nov 18, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,114Mar 2, 2022Updated 4 years ago
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 5 months ago