sld-columbia / espLinks
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
☆385Updated last week
Alternatives and similar repositories for esp
Users that are interested in esp are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- Network on Chip Simulator☆288Updated 3 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆308Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- ☆349Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- RISC-V SystemC-TLM simulator☆327Updated 10 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- Vitis HLS LLVM source code and examples☆397Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆431Updated 2 months ago
- PandA-bambu public repository☆291Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- Verilog Configurable Cache☆184Updated last week
- ☆303Updated last week
- VeeR EL2 Core☆299Updated 2 weeks ago
- Common SystemVerilog components☆665Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Modeling Architectural Platform☆211Updated this week