sld-columbia / espLinks
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
☆384Updated 2 months ago
Alternatives and similar repositories for esp
Users that are interested in esp are comparing it to the libraries listed below
Sorting:
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- VeeR EL2 Core☆297Updated this week
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated this week
- Network on Chip Simulator☆287Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- Build Customized FPGA Implementations for Vivado☆343Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆284Updated last week
- RISC-V SystemC-TLM simulator☆324Updated 9 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- ☆347Updated 3 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- Common SystemVerilog components☆660Updated last week
- ☆244Updated 2 years ago
- ☆145Updated last year
- Verilog Configurable Cache☆183Updated 10 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆431Updated last month
- CORE-V Family of RISC-V Cores☆299Updated 7 months ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month