sld-columbia / espView external linksLinks
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
☆402Feb 6, 2026Updated last week
Alternatives and similar repositories for esp
Users that are interested in esp are comparing it to the libraries listed below
Sorting:
- The OpenPiton Platform☆766Sep 24, 2025Updated 4 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,133Feb 6, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆276Jan 10, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆759Feb 6, 2026Updated last week
- ☆72Feb 16, 2023Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Dec 8, 2022Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,215Feb 7, 2026Updated last week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated last month
- ☆42Mar 31, 2025Updated 10 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆256Oct 6, 2022Updated 3 years ago
- An Open-source FPGA IP Generator☆1,047Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Dec 8, 2025Updated 2 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Oct 14, 2025Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Feb 26, 2025Updated 11 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆310Feb 4, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Jul 22, 2021Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆451Sep 26, 2025Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- HW Design Collateral for Caliptra RoT IP☆127Feb 6, 2026Updated last week
- ☆1,885Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 5 months ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 4 years ago