scalesim-project / SCALE-SimLinks
Repository to host and maintain scale-sim-v2 code
☆328Updated 3 months ago
Alternatives and similar repositories for SCALE-Sim
Users that are interested in SCALE-Sim are comparing it to the libraries listed below
Sorting:
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆223Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆412Updated 3 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆149Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆155Updated 2 weeks ago
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated last month
- ☆360Updated 2 years ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- Processing-In-Memory (PIM) Simulator☆181Updated 8 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆138Updated 6 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆239Updated 2 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆268Updated last year
- ☆54Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆57Updated 4 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆27Updated 2 years ago
- Research and Materials on Hardware implementation of Transformer Model☆275Updated 5 months ago
- Allo: A Programming Model for Composable Accelerator Design☆255Updated last week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆205Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆86Updated 3 months ago
- ☆68Updated 6 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 5 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆363Updated 2 weeks ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆101Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆478Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- BookSim 2.0☆351Updated last year