scalesim-project / SCALE-SimLinks
Repository to host and maintain SCALE-Sim code
☆380Updated 3 weeks ago
Alternatives and similar repositories for SCALE-Sim
Users that are interested in SCALE-Sim are comparing it to the libraries listed below
Sorting:
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆241Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆168Updated last month
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆431Updated 2 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 5 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 2 years ago
- ☆371Updated 2 years ago
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆16Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆171Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆254Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Allo Accelerator Design and Programming Framework☆300Updated last week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 8 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆105Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- Processing-In-Memory (PIM) Simulator☆206Updated 11 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆284Updated last year
- ☆112Updated last year
- ☆50Updated this week
- A co-design architecture on sparse attention☆54Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- Research and Materials on Hardware implementation of Transformer Model☆291Updated 9 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 4 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Updated 2 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆101Updated last month
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆108Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago