scalesim-project / SCALE-SimLinks
Repository to host and maintain SCALE-Sim code
☆411Updated last month
Alternatives and similar repositories for SCALE-Sim
Users that are interested in SCALE-Sim are comparing it to the libraries listed below
Sorting:
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆245Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 8 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆180Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆448Updated 4 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆377Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆185Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- Processing-In-Memory (PIM) Simulator☆221Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆342Updated last week
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆16Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- A co-design architecture on sparse attention☆55Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- ☆126Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆115Updated 3 years ago
- Research and Materials on Hardware implementation of Transformer Model☆297Updated 11 months ago
- BookSim 2.0☆398Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆109Updated last year
- A scalable High-Level Synthesis framework on MLIR☆287Updated last year
- ☆56Updated 2 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆113Updated 9 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆528Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆114Updated 3 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆213Updated 2 years ago