scalesim-project / SCALE-SimLinks
Repository to host and maintain SCALE-Sim code
☆368Updated last week
Alternatives and similar repositories for SCALE-Sim
Users that are interested in SCALE-Sim are comparing it to the libraries listed below
Sorting:
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆237Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆427Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆144Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- ☆369Updated 2 years ago
- Processing-In-Memory (PIM) Simulator☆198Updated 10 months ago
- RTL implementation of Flex-DPE.☆114Updated 5 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆160Updated 9 months ago
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆16Updated last year
- A co-design architecture on sparse attention☆53Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆101Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated last week
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆106Updated 7 months ago
- Allo: A Programming Model for Composable Accelerator Design☆294Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆251Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆80Updated 7 months ago
- Research and Materials on Hardware implementation of Transformer Model☆285Updated 8 months ago
- ☆58Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆99Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- ☆102Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆421Updated 3 weeks ago
- ☆49Updated 2 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆48Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆62Updated 4 months ago