scalesim-project / SCALE-SimLinks
Repository to host and maintain SCALE-Sim code
☆412Updated last week
Alternatives and similar repositories for SCALE-Sim
Users that are interested in SCALE-Sim are comparing it to the libraries listed below
Sorting:
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆247Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156Updated 8 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆451Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆181Updated 2 weeks ago
- ☆377Updated 2 years ago
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆16Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆184Updated last month
- Research and Materials on Hardware implementation of Transformer Model☆298Updated 11 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆343Updated last week
- A scalable High-Level Synthesis framework on MLIR☆288Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆256Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 11 months ago
- Processing-In-Memory (PIM) Simulator☆222Updated last year
- BookSim 2.0☆399Updated last year
- A co-design architecture on sparse attention☆55Updated 4 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆193Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Updated 2 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆117Updated 3 months ago
- ☆132Updated last year
- ☆58Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆114Updated 10 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆530Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆491Updated last week