Accelergy-Project / accelergyLinks
Accelergy is an energy estimation infrastructure for accelerator energy estimations
☆138Updated last week
Alternatives and similar repositories for accelergy
Users that are interested in accelergy are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- Simulator for BitFusion☆99Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- Repository to host and maintain scale-sim-v2 code☆300Updated last month
- ☆71Updated 5 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆217Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆109Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆41Updated 11 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆135Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆96Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆222Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆56Updated last month
- ☆34Updated 4 years ago