Accelergy-Project / accelergy
Accelergy is an energy estimation infrastructure for accelerator energy estimations
☆136Updated 2 months ago
Alternatives and similar repositories for accelergy:
Users that are interested in accelergy are comparing it to the libraries listed below
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆145Updated last month
- Repository to host and maintain scale-sim-v2 code☆290Updated 2 weeks ago
- ☆70Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 11 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆213Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last week
- Simulator for BitFusion☆99Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆129Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 3 weeks ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆39Updated 10 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆95Updated 3 weeks ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆109Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆140Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆72Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆113Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆60Updated 3 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year