Accelergy-Project / accelergyLinks
Accelergy is an energy estimation infrastructure for accelerator energy estimations
☆153Updated 5 months ago
Alternatives and similar repositories for accelergy
Users that are interested in accelergy are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆144Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆239Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- Repository to host and maintain SCALE-Sim code☆372Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 2 weeks ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆229Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆106Updated 7 months ago
- ☆42Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆63Updated 4 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- A co-design architecture on sparse attention☆53Updated 4 years ago
- ☆58Updated last year
- Simulator for BitFusion☆102Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- ☆370Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆17Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago