GraphSAINT / GraphACT
[FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platforms"
☆18Updated 3 years ago
Alternatives and similar repositories for GraphACT:
Users that are interested in GraphACT are comparing it to the libraries listed below
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆34Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- ☆16Updated last year
- An HBM FPGA based SpMV Accelerator☆12Updated 4 months ago
- A graph linear algebra overlay☆50Updated last year
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 7 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated 2 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆23Updated last month
- ☆13Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆11Updated 3 years ago
- ☆16Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆22Updated 2 years ago
- ☆9Updated last year
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- NeuraChip Accelerator Simulator☆11Updated 8 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 4 months ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆10Updated 5 years ago