GraphSAINT / GraphACTLinks
[FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platforms"
☆18Updated 4 years ago
Alternatives and similar repositories for GraphACT
Users that are interested in GraphACT are comparing it to the libraries listed below
Sorting:
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆37Updated 3 years ago
- ☆16Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆18Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 9 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆10Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆16Updated 2 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆10Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆12Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- ☆10Updated 2 years ago
- NeuraChip Accelerator Simulator☆12Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆25Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- A Dataflow library for graph analytics acceleration☆14Updated 9 years ago
- ☆16Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆22Updated 6 months ago